http://matheo.ulg.ac.be

# Automated spike analysis for IC production testing solutions 

Auteur: Javaux, Maxime

Promoteur(s) : Vanderbemden, Philippe
Faculté : Faculté des Sciences appliquées
Diplôme : Master en ingénieur civil électricien, à finalité approfondie
Année académique : 2015-2016
URI/URL : http://hdl.handle.net/2268.2/1383

Avertissement à l'attention des usagers :

Tous les documents placés en accès ouvert sur le site le site MatheO sont protégés par le droit d'auteur. Conformément aux principes énoncés par la "Budapest Open Access Initiative"(BOAI, 2002), I'utilisateur du site peut lire, télécharger, copier, transmettre, imprimer, chercher ou faire un lien vers le texte intégral de ces documents, les disséquer pour les indexer, s'en servir de données pour un logiciel, ou s'en servir à toute autre fin légale (ou prévue par la réglementation relative au droit d'auteur). Toute utilisation du document à des fins commerciales est strictement interdite.

Par ailleurs, l'utilisateur s'engage à respecter les droits moraux de l'auteur, principalement le droit à l'intégrité de l'oeuvre et le droit de paternité et ce dans toute utilisation que l'utilisateur entreprend. Ainsi, à titre d'exemple, lorsqu'il reproduira un document par extrait ou dans son intégralité, l'utilisateur citera de manière complète les sources telles que mentionnées ci-dessus. Toute utilisation non explicitement autorisée ci-avant (telle que par exemple, la modification du document ou son résumé) nécessite l'autorisation préalable et expresse des auteurs ou de leurs ayants droit.

# Université de Liège 



University of Liège
Faculty of Applied Sciences

# Automated spike analysis For IC production testing solutions 

By Maxime Javaux<br>Supervisor: Pr. Vanderbemden

Graduation Studies conducted for obtaining the Master's degree in
Civil Electrical Engineering
Academic year 2015-2016

A thesis proposed by MELEXIS.
Melexis
INSPIRED ENGINEERING

## Special thanks to:

Mr. Mauroo for his support during the whole thesis,
Pr. Vanderbemden for the supervision of the thesis,
Mr. Legros for his clever advices,
Melexis for being open to students.

## Automated spike analysis

## For IC production testing solutions


#### Abstract

When a semiconductor company delivers a component to a customer, this component has to work perfectly. A series of tests is carried out at the end of the production line to ensure that the final product is not flawed.

One takes care of potential damages that can be caused to the component during testing. Undesirable high frequency voltage spikes can damage the component during the test sequence. These have to be detected during the validation of the test sequence and suppressed.


In this document, two main goals are developed. First, the design and the creation of an automated way of testing a sequence of tests to ensure that no spikes are submitted to the tested component. Secondly, the research and the implementation of an automated way of spike source localization to support the test engineer.

To reach the first goal of the thesis, several high frequency PCBs as well as an acquisition program controlling a PC-based oscilloscope were designed and created. To reach the second goal of the thesis, a mechanism was conceived to synchronize the test equipment via TCP/IP with the computer that runs the acquisition program.

Finally, the tool created in the framework of this master thesis is able to detect spikes and localize tests that produces these spikes, allowing the test engineer to work more efficiently. A job that lasted, initially, days or weeks can now be accomplished within hours.

By Maxime Javaux<br>Supervisor: Pr. Vanderbemden<br>University of Liège<br>Faculty of Applied Science<br>Graduation Studies conducted for obtaining the Master's degree in Civil Electrical Engineering

Academic year 2015-2016

## Thesis illustrations



Figure 1: Overview of the thesis. The two orange boxes are the test equipment and the tested component. The blue boxes are added to the test setup to detect and localize spikes. The top right blue box represents the PCBs created to allow the detection of spikes. The bottom right blue box represents the PC-based oscilloscope programmed to acquire the waveforms. The computer is the master of the oscilloscope, in addition, it stores the data, it synchronizes acquisitions with the test equipment via TCP/IP and it displays information.


Figure 2: Window displayed to show the acquired waveforms to the test engineer. The useful signal is the green one. The ID of the test, that generated the spike, is shown on the top.

## Contents

1 Introduction ..... 1
1.1 Melexis, very briefly ..... 1
1.2 Positioning within the company ..... 1
1.2.1 The role of the test team ..... 1
1.2.1.1 Spikes above the supply ..... 2
1.2.1.2 How were spikes detected currently ..... 2
1.2.1.3 A real spike ..... 4
1.3 Melexis devices ..... 5
1.3.1 Main projects ..... 5
1.3.2 Other projects ..... 5
1.4 Purpose of the thesis ..... 5
2 Overview ..... 6
2.1 The "tester" or the test machine or Automatic test equipment (ATE) ..... 6
2.2 The device under test board or main board ..... 7
2.3 Spike analysis board ..... 7
2.3.1 Which signal is chosen? ..... 7
2.3.2 The communication with the tester ..... 7
2.4 Analog board ..... 8
2.4.1 Mounted on the spike analysis board ..... 8
2.4.2 The input stage ..... 9
2.4.3 Differential stage ..... 9
2.4.4 The frequency requirement ..... 9
2.5 Acquisition stage ..... 9
3 Input stage ..... 11
3.1 Specifications ..... 11
3.2 Working principle ..... 11
3.2.1 Assumptions ..... 12
3.2.2 Calculation ..... 12
3.2.2.1 Input-output relation ..... 12
3.2.2.2 Parasitic effects ..... 13
3.2.2.3 Parasitic effect at low frequency ..... 14
3.2.2.4 Parasitic effect at high frequency ..... 14
3.2.2.5 Conclusion ..... 15
3.2.3 Input impedance when $\alpha=\beta$ ..... 15
3.3 Transmission line effects ..... 16
3.3.1 RG58 cables ..... 16
3.4 Choice of components and placement ..... 17
3.4.1 Operational amplifier ..... 17
3.4.1.1 OPA659 from Texas Instruments ..... 18
3.4.2 Resistors ..... 18
3.4.3 Capacitors ..... 18
3.4.4 Placement of components ..... 19
3.5 Simulations ..... 20
3.5.1 Connections and value of components ..... 20
3.5.2 Signal shape ..... 20
3.5.3 Result in the ideal case ..... 21
4 Differential stage ..... 23
4.1 Specifications ..... 23
4.2 Circuit used ..... 24
4.2.1 Input characteristics ..... 24
4.2.2 Input-output relation ..... 25
4.3 Choice of the components ..... 25
4.3.1 Operational amplifier ..... 26
4.3.1.1 LM7171 from Texas Instruments ..... 26
4.3.2 Resistors ..... 26
4.4 Simulations ..... 26
4.4.1 Connections and value of components ..... 27
4.4.2 Simulated results in the ideal case ..... 27
5 Analog prototype ..... 30
5.1 First layout ..... 30
5.1.1 Supply ..... 31
5.2 Simulation ..... 32
5.2.1 PCB effects ..... 32
5.2.1.1 Skin effect ..... 33
5.2.1.2 Computation of parasitic values ..... 34
5.2.2 Simulation results ..... 34
5.3 Real board ..... 35
5.3.1 Characterization ..... 35
5.3.1.1 The CMRR in DC ..... 36
5.3.1.2 The offset voltage ..... 38
5.3.1.3 The input impedance ..... 39
5.3.1.4 The frequency response ..... 39
5.4 Conclusion ..... 40
6 Acquisition subsystem ..... 41
6.1 The oscilloscope ..... 41
6.1.1 Choice ..... 41
6.2 Computer program ..... 42
6.2.1 What does the program have to do? ..... 42
6.2.1.1 Communication with the oscilloscope ..... 42
6.2.1.2 Interface with the the user ..... 43
6.2.1.3 Communication with the test machine ..... 43
6.2.1.4 User facilities ..... 44
6.3 State diagram of the program ..... 44
6.3.1 The TCP/synchronous mode ..... 45
6.4 Synchronization of clocks ..... 46
6.4.1 Mechanism of synchronization ..... 48
6.4.2 Estimator of $\Delta t$ ..... 48
6.4.3 Test localization ..... 50
6.4.3.1 Link between the test name and its reference ..... 51
6.5 Storage of the information in a file ..... 51
6.6 Additional code on the tester ..... 51
6.6.1 The connection_initialization function ..... 52
6.6.2 The add_a_time_us function ..... 52
6.6.3 The display_name_console function ..... 52
6.6.4 The finalize_connection function ..... 53
6.6.5 A simple code on the tester ..... 53
6.7 The display window ..... 53
7 Spike analysis board ..... 55
7.1 The connection between the DUT board and the DUT ..... 55
7.1.1 The spike analysis board and the analog board ..... 56
7.1.1.1 Note about the connectors ..... 56
7.2 Specifications needed for the spike analysis board ..... 56
7.3 Influence of the track impedance ..... 57
7.3.1 Assumption ..... 57
7.3.1.1 Input impedance ..... 58
7.3.2 Transfer function $\frac{V_{i n}}{V_{S}}$, determined analytically ..... 59
7.3.3 Simulation of the transfer function $\frac{V_{i n}}{V_{S}}$ ..... 61
7.3.4 Conclusions ..... 62
7.4 Practical realization of the PCB ..... 63
7.4.1 Operating principle ..... 63
7.4.1.1 Driving the relays ..... 64
7.4.1.2 Driving the demultiplexers ..... 64
7.4.2 Communication with the tester ..... 66
7.5 Mbed microcontroller code ..... 67
7.5.1 Corresponding code on the tester ..... 68
7.6 The final board ..... 69
8 Final analog board ..... 73
8.1 Obtain 3pF of equivalent input capacitance ..... 74
8.1.1 Variable capacitor ..... 75
8.2 The final board ..... 75
8.2.1 The DC CMRR ..... 75
8.2.2 The offset voltage ..... 77
8.2.3 The input impedance ..... 77
8.2.4 The frequency response ..... 77
9 Supply ..... 81
9.1 Design ..... 81
9.1.1 Components ..... 82
9.1.2 Connections ..... 82
9.2 The final supply ..... 82
10 Final setup, test and result ..... 83
10.1 The setup ..... 83
10.2 The test and the result ..... 85
11 Conclusion ..... 87
12 Melexis: strategic aspects ..... 89
12.1 Some numbers ..... 89
12.2 R\&D strategy ..... 90
12.3 HR strategy ..... 91
12.4 Melexis, opinion of a student ..... 91
Bibliography ..... 93

## Chapter 1

## Introduction

This thesis was carried out within Melexis, a Belgian microelectronic integrated system company.

### 1.1 Melexis, very briefly

Specialized in the automotive industry, the company designs, tests and delivers advanced mixed signal semiconductors, sensor ICs, and programmable sensor IC systems. The company is international but a sizeable part of the research and development takes place in Belgium.

### 1.2 Positioning within the company

During the development phase of a new chip in the company, there are various teams associated to the project. These teams come from different departments of the company, including the analog design department, the digital design department, the test department, etc. Each team has a specific responsibility in relation with the new project. This thesis responds to a need of the test department of the company.

### 1.2.1 The role of the test team

Each device sold by the company must work perfectly. To ensure that, each device which is sent by the company has to be tested to prevent any defective product from being delivered to the customer. The test step occurs at the end of the production lines. It is done using automated test solutions which are developed specifically for each project by the test team. This test solution can involve thousand of lines of code describing different complex situations in which the device response must lie within established specifications.

During the development of the test solution, it is mandatory to ensure that no damaging situations are induced by the test itself. Damaging treatments could be an error of the applied voltage range or a voltage spike induced by an incorrect sequence of operations in the implementation. The signal produced by such errors can either be a low frequency error ${ }^{1}$ or a high speed voltage spike.

Low frequency errors are generally range errors in the code implementation. They can be detected easily by the test engineer as the signal shape does not correspond to the expected shape for a long period of time.

High speed voltage spikes are harder to detect. They can be as small as 100 ns and can occur negatively with respect to the ground or positively with respect to the supply. A negative spike can then be easily detected by the test engineer with an oscilloscope. By contrast, a spike that exceeds the supply is more difficult to detect because the supply voltage can take different values. This prohibit the usage of an oscilloscope to trigger signals that exceed a given voltage.

### 1.2.1.1 Spikes above the supply

Spikes above the supply voltage are difficult to detect because the supply is not constant during the test sequence. Figure 1.1 shows a schematic representation of a signal with a spike.

We have two signals represented in figure which are the supply signal and the signal of the pin we are testing (PUT for Pin Under Test). In this example, we consider a modification of the supply voltage from 5 V to 15 V which can occur several times in a test sequence. The PUT is initially at a zero voltage and is connected to the 15 V at the same time as the supply pin, which induces a spike that exceeds the supply pin voltage.

This is the role of the test engineer to determine the source of such a spike and its potential danger against the DUT (Device Under Test). Then the engineer has to suppress it.

### 1.2.1.2 How were spikes detected currently

The process is quite simple for the detection of a negative spike. The engineer uses an oscilloscope with a bandwidth equal or bigger than 100 MHz and sets the trigger threshold to a negative value ${ }^{2}$. Then one follows the step sequence which is:

[^0]

Figure 1.1: Schematic time dependence of a spike. The supply voltage increases and a pin under test (PUT), initially at ground, is connected to the supply.

1. Connect the oscilloscope to the PUT.
2. Start the whole test program and obtain the number of negative spikes.
3. Use the debugger mode to determine the source of each spike.
4. Correct the code to avoid spikes.
5. Switch to another pin and repeat from point 2.

This process is time consuming and is prone to error due to the large amount of manipulations.

For the spike that exceeds the supply voltage, the engineer cannot trigger on each spike directly, as explained before. To solve this issue, the threshold of the trigger can be set just above the minimum supply voltage of the DUT. Then, one follows the sequence:

1. Connect the oscilloscope to the PUT.
2. Start the whole test program and obtain a given number of acquisitions.
3. Analyze the shape of the signals to see if an error occurs.
4. Determine the total number of error.
5. Use the debugger mode to determine the source of each spike.
6. Correct the code to avoid spikes.
7. Change to another pin and repeat from point 2.

This process is very long, it can take several days or weeks to an engineer to test all pins of a device depending on the number of pins and the number of tests. In addition, errors can arise from all manipulations that are done by the engineer.

One can notice that a spike can occur when the test is normally started and will not appear anymore in debugging mode. This can be due to a capacitor having enough time to be discharged when the test sequence is stopped, for example.

### 1.2.1.3 A real spike



Figure 1.2: Examples of spikes acquired with a 200 MHz oscilloscope. There are 4 consecutive negative spikes in less than a ms. The minimum voltage detected by the oscilloscope is -5.44 V . Only one capture is made by the oscilloscope, as shown on the top right corner.

A print-screen of an oscilloscope monitoring a real signal is shown in figure 1.2. Four negative spikes are visible. The engineer knows here that these spikes are the
only ones occurring during the test on this pin since only one waveform is captured by the oscilloscope. The problem is to try to localize the part of the code which is the source of these spikes.

### 1.3 Melexis devices

In the Melexis company, a large number of different chips are manufactured with various specifications. The company follows the needs of the customers regarding the placement of the pins, the supply voltage and the device package.

### 1.3.1 Main projects

The main part of the Melexis chips have 16 pins and a 5 V supply. The signals which are applied to a 5 V chip during a test can vary from -24 V to 24 V . However, amplitude of the spikes remains generally restricted below 15 V since amplitude of 24 V are rarely used.

### 1.3.2 Other projects

Chips manufactured by Melexis contain between 8 and 64 pins. The supply voltage can be $5 \mathrm{~V}, 12 \mathrm{~V}$ or 24 V . Projects based on a 24 V supply may experience spikes of 100 V amplitude during a test.

### 1.4 Purpose of the thesis

The purpose of the thesis is to find an automated way to detect voltage spikes and report the related information to the test engineer. The engineer must do as few manipulations as possible to avoid errors. In addition, the created setup must communicate with the test machine to locate (in the code) the source of an error and provide a capture of the signals to support the test engineer in his/her work.

The spike analysis tool must be usable for most of the projects within the company.

The device must be easy to use and not too expensive so that the company can reproduce and use it on different sites without difficulties.

## Chapter 2

## Overview

This chapter will present the different parts of the project from a high level point of view.

The complete system can be seen with a reduced number of subsystems as shown in figure 2.1.


Figure 2.1: Overview of the complete testing setup. The orange subsystems are the ones used by engineers in the company to perform a test sequence. The blue subsystems are the additional ones that were created to reach the goals of the thesis.

The orange subsystems represent the setup used by the company to test a device. This is what is required to test devices on the production line. We are going to describe them first. The blue subsystems are those added to detect spikes and report information to the engineer. The blue subsystems will be used only during the validation of the test program to perform a spike analysis.

### 2.1 The "tester" or the test machine or Automatic test equipment (ATE)

The tester is a measurement equipment that has large capabilities of signal generation and signal acquisition in the digital and analog domain. The machine can
simulate every signals that can potentially be connected to a DUT and will verify that the DUT response is correct.

### 2.2 The device under test board or main board

The device under test board (or main board) is a PCB that is specific to the DUT and provides the right connection between a pin of the DUT and a tester output/input ${ }^{1}$.

This board is also used by the test engineer to realize actions that are not relate to the spike analysis and will not be described.

### 2.3 Spike analysis board

The spike analysis board is a PCB mounted on the main board to pick up the signals that must be measured. The signal connections are realized through the help of a microcontroller development board often used inside the company and that communicates with the tester.

### 2.3.1 Which signal is chosen?

Only one pin will be measured at a time. To perform a complete measurement sequence of the whole set of pins of the device, a simple loop can be implemented.

To carry out the spike analysis, three signals are needed. There are: (i) the PUT, (ii) the supply and (iii) the ground. It is important to note that the ground pin of a DUT in a given project might be different from those used for other projects since the company follows the needs of the customer.

### 2.3.2 The communication with the tester

The information needed from the tester and to be transferred to the board is only the pin that must be tested. The spike analysis board must then connect the right pin to the next subsystem. To do so, we use a Mbeb Microcontroller LPC1768 ${ }^{2}$ which controls a set of relays.

[^1]
### 2.4 Analog board

The analog board must provide a signal that can be used to detect a positive spike as it is not possible to detect them directly with the PUT and the supply.

To detect a positive spike in reference to the supply voltage, the differential voltage between the PUT voltage and the supply voltage of the chip can be used: $V_{\text {diff }}=$ $V_{\text {PUT }}-V_{\text {supply }}$. In this way, we can trigger and capture the signals when the PUT exceeds the supply voltage.

In addition, the supply and the PUT signals must be measured as well to support the test engineer and to verify that the differential signal is correct.

There are thus three outputs to the analog board and the measurement of these three outputs cannot perturb initial signals.

We will divide the analog board in two different stages as followed: the input stage and the differential stage as shown in figure 2.2


Figure 2.2: System view of the analog board subdivided is subsystems.

### 2.4.1 Mounted on the spike analysis board

The analog board will be mounted on the spike analysis board to increase the modularity. As the device under test board can differ from one project to another, they will have several spike analysis boards designed for the different device under test boards.

This do not mean that the analog board has to be different. Indeed, the analog board has to be chosen only in view of its input voltage range (Corresponding to the maximum voltage that can be applied to the DUT). The test engineer will choose the spike analysis board to fit on the device under test board and he will choose the analog board in view of the voltage range applied to the DUT.

### 2.4.2 The input stage

The input stage has to act like a buffer for each input. It must have an output voltage equal to its input voltage divided by a given ratio. This voltage attenuation is needed because some operational amplifiers are used and may be saturated with a too large voltage.

The input impedance of this stage must be high enough to measure correctly the signals. The initial target is the equivalent impedance of the measurement device used initially within the company, i.e. a $10 \mathrm{M} \Omega / / \sim 12 \mathrm{pF}$ probe of a standard oscilloscope ${ }^{3}$.

### 2.4.3 Differential stage

The differential stage output signal should be proportional to $V_{\text {out }} \propto V_{P U T}-V_{\text {supply }}$. A very large input impedance is not needed since both input stages will be active and will buffer both inputs. A unit gain is implemented to obtain a good frequency response ${ }^{4}$. The differential signal will be used to trigger and then capture all three signals.

### 2.4.4 The frequency requirement

All parts must have a bandwidth in the range of 100 MHz to detect spikes that have a typical duration of 100 ns . Such a bandwidth cannot be achieved with a commercial instrumentation amplifier chip. Consequently we need to implement the differential stage with discrete components.

As we are dealing with relatively large voltage signals (of the order of 10 V ) and as the shape is more important that the exact value of the signal, it is not needed to have a high common mode rejection.

Some amplitude variations at high frequency can be tolerated for the differential signal.

### 2.5 Acquisition stage

The data acquisition will be carried out through a computer based oscilloscope as shown in figure 2.3. This gives us a better signal integrity in comparison to a dedicated implementation. In addition, the small size of those oscilloscopes compared

[^2]to benchtop oscilloscope allows us to decrease significantly the distance between the signal output and the signal acquisition.


Figure 2.3: Picoscope 2000 series. Dimensions (including connectors) are: $142 \times 92 \mathrm{x}$ 18.8 mm .

Finally, since we need to program the oscilloscope and there are no particular oscilloscopes used within the company, we can choose an oscilloscope model that fits best our requirements. Once again, computer based oscilloscopes are cheaper than benchtop oscilloscopes so that the cost will be reduced if the company has to buy several of them.

The programmation of the oscilloscope, the programmation of the Mbed, the design of the analog and the spike analysis board have been developed as parts of this master thesis from scratch. Everything in the following chapters was created/designed/studied as part of this master thesis.

## Chapter 3

## Input stage

The input stage plays the role of a buffer with a voltage division. Its output is connected to an input terminal of the differential amplifier. An adapted coaxial output is also accessible to the user. The coaxial output allows the engineer to verify the measurements with any measurement device if needed.

### 3.1 Specifications

The input stage must have the following specifications:

- A bandwidth from DC to 100 MHz .
- A high input impedance equivalent (or better) than a $10 \mathrm{M} \Omega$ resistance in parallel with a 12 pF capacitor.
- A voltage reduction to be in the range of operation of the input operational amplifier.
- The time dependences of its output should follow as closely as possible that of the input whatever that the coaxial cable is connected or not.
- It must be ESD protected.


### 3.2 Working principle

Figure 3.1 shows the input stage ${ }^{1}$ we are going to study and implement. It is basically a high speed capacitor compensated voltage divider containing a simple buffer implemented with a high speed operational amplifier.

[^3]

Figure 3.1: Circuit of the input stage. This circuit is duplicated for both input signals and their outputs are connected to the inputs of the differential stage.

To design this stage, we have to know which parameters influence the output and the frequency response.

### 3.2.1 Assumptions

We will first assume that the operational amplifier works ideally, so that its input impedance is infinite and its own output is exactly its positive input. Similarly, resistors and capacitors are supposed to be ideal.

### 3.2.2 Calculation

In the following points, the input-output relation will be studied in the ideal case.

### 3.2.2.1 Input-output relation

The calculation is carried out through admittance $(\mathrm{Y})$ and conductance $(\mathrm{G})$. The input-output relation is given by:

$$
\begin{align*}
\frac{V_{\text {out }}}{V_{\text {in }}} & =\frac{Y_{1}}{Y_{1}+Y_{2}}  \tag{3.1}\\
& =\frac{G_{1}+j \omega C_{1}}{G_{1}+G_{2}+j \omega\left(C_{1}+C_{2}\right)}  \tag{3.2}\\
& =\frac{\left(G_{1}+j \omega C_{1}\right)\left(G_{1}+G_{2}-j \omega\left(C_{1}+C_{2}\right)\right)}{\left(G_{1}+G_{2}\right)^{2}+\omega^{2}\left(C_{1}+C_{2}\right)^{2}} \tag{3.3}
\end{align*}
$$

If we choose:

$$
\left\{\begin{array}{l}
G_{1}=\alpha G_{2} \\
C_{1}=\beta C_{2}
\end{array}\right.
$$

Then:

$$
\begin{align*}
\frac{V_{\text {out }}}{V_{\text {in }}} & =\frac{Y_{1}}{Y_{1}+Y_{2}}  \tag{3.4}\\
= & \frac{\left(\alpha G_{2}+j \omega \beta C_{2}\right)\left((1+\alpha) G_{2}-j \omega(1+\beta) C_{2}\right)}{(1+\alpha)^{2} G_{2}^{2}+\omega^{2}(1+\beta)^{2} C_{2}^{2}}  \tag{3.5}\\
= & \frac{\alpha(1+\alpha) G_{2}^{2}+\omega^{2} \beta(1+\beta) C_{2}^{2}}{(1+\alpha)^{2} G_{2}^{2}+\omega^{2}(1+\beta)^{2} C_{2}^{2}}  \tag{3.6}\\
& +j \frac{\omega \beta C_{2} G_{2}(1+\alpha)-\omega \alpha C_{2} G_{2}(1+\beta)}{(1+\alpha)^{2} G_{2}^{2}+\omega^{2}(1+\beta)^{2} C_{2}^{2}} \tag{3.7}
\end{align*}
$$

The purpose is to obtain a division without frequency variation of the output. To avoid phase shift, the numerator of the imaginary part must be equal to zero. We have:

$$
\begin{align*}
& \operatorname{Num}\left(\Im\left(\frac{V_{\text {out }}}{V_{\text {in }}}\right)\right)=\omega \beta C_{2} G_{2}(1+\alpha)-\omega \alpha C_{2} G_{2}(1+\beta)=0  \tag{3.8}\\
& \rightarrow \beta(1+\alpha)=\alpha(1+\beta)  \tag{3.9}\\
& \rightarrow \beta=\alpha \tag{3.10}
\end{align*}
$$

If $\beta=\alpha$, the frequency response is linear and we have directly:

$$
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{\alpha}{\alpha+1}
$$

In addition we also have:

$$
\left\{\begin{array}{l}
G_{1}=\alpha G_{2} \\
C_{1}=\alpha C_{2}
\end{array}\right.
$$

Then:

$$
\begin{align*}
\frac{G_{1}}{G_{2}} & =\frac{R_{2}}{R_{1}}=\frac{C_{1}}{C_{2}}  \tag{3.11}\\
\rightarrow R_{1} C_{1} & =C_{2} R_{2}=\tau \tag{3.12}
\end{align*}
$$

We have equality of both time constants[15].

### 3.2.2.2 Parasitic effects

Now, we consider what happen if the matching is not perfect. Suppose that: $\beta=$ $\alpha+\delta$ with $\alpha \gg \delta$, we have:

$$
\begin{align*}
\operatorname{Num}\left(\Im\left(\frac{V_{\text {out }}}{V_{\text {in }}}\right)\right) & =\omega C_{2} G_{2}(\alpha+\delta)(1+\alpha)-\omega C_{2} G_{2} \alpha(1+\alpha+\delta)  \tag{3.13}\\
& =\omega C_{2} G_{2} \delta \tag{3.14}
\end{align*}
$$

$$
\begin{align*}
\operatorname{Num}\left(\Re\left(\frac{V_{\text {out }}}{V_{\text {in }}}\right)\right)= & \alpha(1+\alpha) G_{2}^{2}+\omega^{2} \alpha(1+\alpha) C_{2}^{2}  \tag{3.15}\\
& +\omega^{2} \delta C_{2}^{2}+2 \omega^{2} \alpha \delta C_{2}^{2}+\omega^{2} \underbrace{\delta^{2}}_{=0} C_{2}^{2}  \tag{3.16}\\
= & \alpha(1+\alpha) G_{2}^{2}+\omega^{2} \alpha(1+\alpha) C_{2}^{2}+\omega^{2} \delta(1+2 \alpha) C_{2}^{2} \tag{3.17}
\end{align*}
$$

$$
\begin{align*}
\operatorname{Denom}\left(\frac{V_{\text {out }}}{V_{\text {in }}}\right) & =(1+\alpha)^{2} G_{2}^{2}+\omega^{2}((1+\alpha)^{2}+\underbrace{2(1+\alpha) \delta}_{<(1+\alpha)^{2}}+\underbrace{\delta^{2}}_{=0}) C_{2}^{2}  \tag{3.18}\\
& \simeq(1+\alpha)^{2} G_{2}^{2}+\omega^{2}(1+\alpha)^{2} C_{2}^{2}
\end{align*}
$$

Then:

$$
\begin{align*}
\frac{V_{\text {out }}}{V_{\text {in }}} \simeq & \frac{\alpha}{\alpha+1}  \tag{3.20}\\
& +\frac{\omega^{2} \delta(1+2 \alpha) C_{2}^{2}}{(1+\alpha)^{2} G_{2}^{2}+\omega^{2}(1+\alpha)^{2} C_{2}^{2}}  \tag{3.21}\\
& +j \frac{\omega C_{2} G_{2} \delta}{(1+\alpha)^{2} G_{2}^{2}+\omega^{2}(1+\alpha)^{2} C_{2}^{2}} \tag{3.22}
\end{align*}
$$

### 3.2.2.3 Parasitic effect at low frequency

Since the capacitors are of the pF order and the resistors are in the $\mathrm{M} \Omega$ range, we have $\omega C_{2}<G_{2}$ at low frequency. This induces that 3.21 and 3.22 are not large enough to impact $\frac{V_{\text {out }}}{V_{\text {in }}}$.

### 3.2.2.4 Parasitic effect at high frequency

Consider the denominator 3.19: beyond the frequency $\omega_{c}=\frac{G_{2}}{C_{2}}$, the $\omega C_{2}$ term becomes bigger than the $G_{2}$ term. When the frequency is higher than $\omega_{c}$, we can ideally consider the simplified denominator:

$$
\omega^{2} C_{2}^{2}(1+\alpha)^{2}
$$

This induces that 3.21 can be simplified as:

$$
\frac{\omega^{2} \delta(1+2 \alpha) C_{2}^{2}}{\omega^{2} C_{2}^{2}(1+\alpha)^{2}}=\frac{\delta(1+2 \alpha)}{(1+\alpha)^{2}}=\delta\left(\frac{1}{1+\alpha}+\frac{\alpha}{(1+\alpha)^{2}}\right)
$$

And the term 3.22 can be simplified as:

$$
j \frac{\omega C_{2} G_{2} \delta}{\omega^{2} C_{2}^{2}(1+\alpha)^{2}}=j \frac{\omega_{c}}{\omega} \frac{\delta}{(1+\alpha)^{2}}
$$

The the term 3.22 is smaller than 3.21 because $\omega_{c}<\omega$. To decrease parasitic sensitivity, we must reduce as much as possible $\frac{\alpha}{(1+\alpha)^{2}}$ and $\frac{1}{1+\alpha}$.

As $\frac{\alpha}{(1+\alpha)^{2}}<\frac{1}{1+\alpha}$, we have to keep $\alpha$ is large as possible. However, the term $\alpha$ is fixed by our input division and the choice of the division is made only by considering the voltage range.

### 3.2.2.5 Conclusion

To conclude, we can keep in mind that a high input division ratio can be necessary to bring down the input voltage range within the allowable range of the input operational amplifier. However, increasing this ratio means decreasing $\alpha$ and then increasing the sensitivity of the circuit against matching errors.

As an example, for a division ratio of $5\left(\alpha=\frac{1}{4}\right)$, a conductance $G_{2}=\frac{1}{R_{2}}=10^{-6} S$ and a capacitance $C_{2}=40 \mathrm{pF}$, the voltage ratio at 100 MHz becomes:

$$
\frac{V_{\text {out }}}{V_{\text {in }}} \simeq \frac{1}{5}+0.96 \delta+j 2.610^{-5} \delta \simeq \frac{1}{5}+0.96 \delta
$$

As shown by the previous equation, the effect of a mismatch of the capacitance ratio $(\beta)$ can impact the output voltage significantly.

### 3.2.3 Input impedance when $\alpha=\beta$

The input impedance of the input stage is given by:

$$
\begin{align*}
Z & =\left(R_{1} / / C_{1}\right)+\left(R_{2} / / C_{2}\right)  \tag{3.23}\\
& =\frac{R_{1}}{1+j \omega C_{1} R_{1}}+\frac{R_{2}}{1+j \omega \underbrace{C_{2} R_{2}}_{=C_{1} R_{1}=\tau}}  \tag{3.24}\\
& =\frac{R_{1}+R_{2}}{1+j \omega \tau} \tag{3.25}
\end{align*}
$$

In the case of a compensated voltage divider, the equivalent input resistance and capacitance are thus given by:

$$
\left\{\begin{array}{l}
R_{e q u}=R_{1}+R_{2}=(1+\alpha) R_{1}=\frac{1+\alpha}{\alpha} R_{2} \\
C_{e q u}=\frac{\tau}{R_{e q u}}=C_{2} \frac{R_{2}}{R_{1}+R_{2}}=C_{2} \frac{\alpha}{1+\alpha}=C_{2} \frac{C_{1}}{C_{2}+C_{1}}
\end{array}\right.
$$

Finally, the equivalent impedance seen from the input for a perfectly compensated voltage divider is equivalent to the series of the two resistors $R_{1}$ and $R_{2}$ in parallel to he series of the two capacitors $C_{1}$ and $C_{2}$. This is very useful as we have a smaller equivalent capacitor and a bigger resistance.

With the same example that in section 3.2.2.5, the equivalent input impedance is:

$$
\left\{\begin{array}{l}
R_{e q u}=(1+\alpha) R_{1}=5 M \Omega \\
C_{e q u}=C_{2} \frac{\alpha}{1+\alpha}=8 p F
\end{array}\right.
$$

### 3.3 Transmission line effects

The electronic circuit can be considered as discrete under 100 MHz because we are dealing with distances smaller than $1 / 10$ th of the electrical wavelength. But we have to consider possibly transmission line effect for connections through coaxial cables since the length of those cables could exceed the limit.

Each connection which can potentially be used with an external cable must be adapted to the characteristic impedance of the cable. If the line is not adapted, the useful signal will be contaminated by its own reflection at the end of the line[13][14]. This can induce high frequency ringing of the signal as shown in figure 3.2.

### 3.3.1 RG58 cables

Melexis engineers use RG58 cables and all connections must be adapted for them. To do so, a $50 \Omega$ resistance will be placed in series with each output terminal. As we cannot ensure that the connection will be terminated with a $50 \Omega$ charge, we will consider the worst case in the point of view of reflection that is a cable terminated directly on the oscilloscope with a high input impedance.

RG58 cables have a 0.66 velocity factor due to the polyethylene used as insulating material. To model the coaxial cable as an ideal transmission line in LTspice, we have


Figure 3.2: Practical ringing observed without transmission line adaptation. Capture observed on an fast inverting amplifier of unitary gain without any adaptation. Timebase: $250 \mathrm{~ns} /$ div. Voltage ranges: $500 \mathrm{mV} /$ div.
to compute the time delay $[7]$. To do so, we choose a typical cable length of 1 m , then we have:

$$
\begin{align*}
T_{d} & =\frac{l}{r_{c} c}  \tag{3.26}\\
& =\frac{1}{0.66 * 310^{8}} \simeq 5 n s \tag{3.27}
\end{align*}
$$

Where l is the length of the cable $(1 \mathrm{~m}), r_{c}$ is the velocity factor and c is the speed of light.

This model will be used in LTspice simulations in section 3.5.

### 3.4 Choice of components and placement

The values of resistors and capacitors have to be determined as well as the type of operational amplifier. The placement of components will be shortly discussed thereafter.

### 3.4.1 Operational amplifier

The choice of an operational amplifier is crucial because its behavior will influence the behavior of the voltage division. It is obvious that its input equivalent resistance must be high and its input equivalent capacitance must be small. To achieve such a condition, a JFET input is needed. For a given resistance $R_{2}$, the input resistance
of the operational amplifier must be several orders of magnitude higher. The input capacitance does not need to be extremely small as it will be taken into account by adding its value to $C_{2}$.

In addition, its input bias and offset current must be very small. For a voltage of 100 mV at the operational amplifier output, we have 100 mV as well between both terminals of $R_{2}$ and, for $R_{2}=1 \mathrm{M} \Omega$, a current of 100 nA . Typically, the sum of the input bias and offset current of the operational amplifier must be at least one or two orders below 100 nA .

The operational amplifier must be unity-gain stable and its unit gain bandwidth must be greater than the 100 MHz target bandwidth. Finally, a high slew rate in the $1000 \mathrm{~V} / \mu \mathrm{s}$ order is needed to support rapid voltage variations.

### 3.4.1.1 OPA659 from Texas Instruments

The OPA659[5] operational amplifier fulfills the required specifications. It has a 650 MHz unity-gain bandwidth, a remarkable slew rate above $2500 \mathrm{~V} / \mu \mathrm{s}$, a huge input resistance in the tera-ohm range, a small input capacitance near to 1 pF , a very small input bias current of 10 pA and a very small offset current of 5 pA . It needs a $\pm 5 \mathrm{~V}$ or a $\pm 6 \mathrm{~V}$ supply and has an output voltage swing of $\pm 4 \mathrm{~V}$ ( $\pm 6 \mathrm{~V}$ supply).

In addition to these characteristics, the amplifier has ESD diode protection on both inputs able to support a current of around 30 mA . No additional diodes are needed for the ESD protection of both inputs since the resistor $R_{1}$ used for the divider is large enough to limit this current.

### 3.4.2 Resistors

Both resistors $R_{1}$ and $R_{2}$ must be large enough to obtain an equivalent input resistance in the $10 \mathrm{M} \Omega$ range. Resistors larger than $\sim 10 \mathrm{M} \Omega$ must be avoided because they are more noise sensitive and they do not provide stable resistance values.

It is important to have low reactance resistors to keep the circuit behavior as good as possible at high frequency. Surface-mount resistors work very well at high frequency and allow the layout size to be reduced.

### 3.4.3 Capacitors

The capacitor $C_{1}$ has to be variable in order to allow the user to compensate the input. Without compensation, the matching will never be achieved due to the possibly large value variation expected for fixed value capacitors.

The capacitor $C_{2}$ has to be big enough to allow the user to compensate the circuit correctly. Indeed, we could be tempted to use a very small capacitor to obtain a very small equivalent input capacitance but this would lead to a small trimmer capacitor with poor precision and then, a poor compensation.

We can notice that the capacitor $C_{1}$ could be of fixed value and the capacitor $C_{2}$ could be variable to realize the compensation. This would imply that a smaller input capacitance will be achieved with the same trimmer capacitor as in the previous case and a smaller fixed value capacitor ${ }^{2}$. In addition to the reduction of the input equivalent capacitance, the variable capacitor will be, in this configuration, subjected to a smaller voltage range. This could be an important point of interest during the circuit design because fixed capacitors are generally not able to support voltages above 50 V whereas some variable capacitors can support more than 250 V .

### 3.4.4 Placement of components

The rule is that distance between components must be minimized. Especially, as high impedance paths are very sensitive to parasitic capacitance, each high impedance path must be as small as possible[20]. The connection between the resistor $R_{1}, R_{2}$ and the operational amplifier have to be very small for example.

A connection on a small impedance point like the output of the operational amplifier is less sensitive to parasitic capacitance than a high impedance point. Consequently, in case of perturbative signal on a high impedance point (e.g. the noninverting input of a buffer) a shield can be implemented directly on the layout. This shield will reduce the effect of parasitic capacitive signals on the sensitive path. However, this shield will add a capacitive load to the output of the buffer and can result in an unstable output at high frequency. A trade-off can be found by estimating the loaded capacitance and place the corresponding isolation output resistor. This resistance value can be found in the datasheet of all high speed operational amplifiers, if needed ${ }^{3}$.

Since sensitive paths can be small enough, a shield is not needed here. No output resistance is needed in our case as the output load capacitance is maintained smaller than $5 \mathrm{pF}[5]$.

[^4]
### 3.5 Simulations

For the simulations reported in this section, the LTspice software and the spice model provided by TI for the OPA659 have been used.

### 3.5.1 Connections and value of components

A specific case is simulated hereafter. A 15 V supply chip is supposed to be tested.

- The input division is $5\left(\alpha=\frac{1}{4}=\beta\right)$
- The equivalent input resistance is set to $10 \mathrm{M} \Omega$ leading $R_{1}$ and $R_{2}$ to be equals respectively to $8 \mathrm{M} \Omega$ and $2 \mathrm{M} \Omega$.
- The equivalent input resistance is set to 8 pF leading $C_{1}$ and $C_{2}$ to be equals respectively to 10 pF and 40 pF .
- Two loads are connected to the output of the buffer. The first is a $100 \Omega$ resistor presented in the datasheet as a typical load to achieve specified performances. The second is a $50 \Omega$ adapted ideal transmission line connected to a high impedance oscilloscope ( $1 \mathrm{M} \Omega / / 15 \mathrm{pF})$.


### 3.5.2 Signal shape

The signal used as input of the differential amplifier must correspond to critical signal cases.

Two cases can be simulated to analyze the response of the input stage. The first one will simulate a critical spike and the second one will simulate a very fast square signal.

Fast spikes are nearly triangular with a 100 ns base. They can have an amplitude ranging from the ground to the supply voltage. A smaller negative spike will be also simulated.

The square wave has a 1 MHz frequency with an amplitude of $\pm \mathrm{Vdd}$. The rising and falling edges of the signal are intentionally small (10ns) to investigate if some oscillations could be noticed at the output of our circuit.

In addition to these signals, two sinusoidal signals at 25 MHz and 10 MHz are added to mimic small perturbative signals $(100 \mathrm{mV})$. The shape of those two signals can be seen in figure 3.3.


Figure 3.3: Two type of signals used as input of the first stage in simulations. The top signal represents a critical spike and bottom signal represent a high speed square signal.

### 3.5.3 Result in the ideal case

In the ideal case, the input stage works perfectly as shown on figure 3.4. The input signal can be recovered by multiplying the output signal by the input division ratio, which is 5 in this case.

The frequency response of the simulated circuit is shown on figure 3.5. We can see an attenuation close to 14 dB that corresponds to the input voltage division.

$$
-14 d B=10^{-14 / 20} \simeq \frac{1}{5}
$$

As expected, the cut-off frequency is greater than 100 MHz . The -3 dB cut-off frequency is very close to 300 MHz .


Figure 3.4: Two outputs for both type of signals used as input of the first stage in simulations. The signals are multiplied by 5 to have the same range as the input signal.


Figure 3.5: Ideal simulation of the frequency response of the input stage. The cutoff frequency ( -3 dB in reference to the nominal attenuation) is at 300 MHz and the nominal attenuation is -14 dB .

## Chapter 4

## Differential stage

The goal of this stage is to obtain a differential signal which can be used to trigger when a given signal exceeds the supply.

### 4.1 Specifications

The differential stage will consist in a differential amplifier based on discrete components. This stage must have the following specifications:

- Bandwidth from DC to 100 MHz
- Amplitudes of input signals are restricted between -5 to +5 V for each type of DUT supply voltage. Since our input stage has an output voltage swing of $\pm 4 \mathrm{~V}$, we do not have to care about the amplitude at the input of this stage.
- The common mode rejection must be good but does not need to be extremely high as the output of the amplifier is principally used as a triggering signal.
- The precision must be sufficient to detect spikes.
- No gain is needed as the input voltages are already high enough.
- A large input impedance is not needed as the input stage is designed like a buffer.
- The output has to be adapted to $50 \Omega$ to allow the user to possibly connect any RG58 cable.


### 4.2 Circuit used

This is a simple differential stage implemented using a high performance operational amplifier. The corresponding circuit is shown on figure 4.1. For the following calculations, the operational amplifier is supposed to be perfect and $Z_{1}$ and $Z_{2}$ are impedances containing resistive and reactive components.


Figure 4.1: Circuit of a simple differential amplifier.

### 4.2.1 Input characteristics

Both inputs are not equal in term of equivalent input impedance. The second input $\left(V_{2}\right)$ has an input impedance that is the sum $Z_{3}+Z_{4}$. In opposition, the first input has an impedance that depends on $V_{2}$ as the current that is drawn through the first input is proportional to $V_{1}-V_{-}$.

However, as the input stage provides a low impedance output, we do not have to worry about the input impedance of the differential stage as long as the input stage is able to provide the required current.

We can then consider the worst case, which will be a voltage difference of maximum amplitude between both inputs. If $V_{1}$ is maximum and $V_{2}$ is minimum, the voltage at the inputs of the operational amplifier are given by $V_{+}=V_{-}=V_{2} \frac{Z_{4}}{Z_{4}+Z_{3}}<V_{2}$. Then, the current passing through $Z_{1}$ will be:

$$
I_{1}^{\max }=\frac{V_{1}^{\max }-V_{-}^{\max }}{Z_{1}}<\frac{\left|2 V_{i n}^{\max }\right|}{Z_{1}}
$$

Consequently, we know that whatever $V_{2}$ or the value of other components $Z_{2}$ to $Z_{4}$, the first impedance seen from $V_{1}$ will be at least equivalent to $\frac{Z_{1}}{2}$.

### 4.2.2 Input-output relation

We have directly the relations:

$$
\left\{\begin{array}{l}
V_{+}=V_{-}=V_{2} \frac{Z_{4}}{Z_{4}+Z_{3}} \\
I_{1}=\frac{V_{1}-V_{-}}{Z_{1}} \\
V_{\text {out }}=V_{-}-I_{1} Z_{2}
\end{array}\right.
$$

From these equations, we can directly obtain the relation:

$$
\begin{align*}
V_{\text {out }} & =V_{2} \frac{Z_{4}}{Z_{4}+Z_{3}}-\frac{Z_{2}}{Z_{1}}\left(V_{1}-V_{2} \frac{Z_{2}}{Z_{2}+Z_{1}}\right)  \tag{4.1}\\
& =V_{2} \frac{Z_{4}}{Z_{1}}\left(\frac{Z_{1}+Z_{2}}{Z_{3}+Z_{4}}\right)-V_{1} \frac{Z_{2}}{Z_{1}} \tag{4.2}
\end{align*}
$$

From equation 4.2 we can see that the input-output relation will have a differential output if $Z_{1}=Z_{3}$ and $Z_{2}=Z_{4}$. When this condition is met, we have:

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {diff }}}=\frac{Z_{2}}{Z_{1}} \tag{4.3}
\end{equation*}
$$

In our case, we want a unit gain circuit, therefore we will chose $Z_{1}=Z_{2}=Z_{3}=$ $Z_{4}=Z$.

Using the condition $Z_{1}=Z_{2}=Z_{3}=Z_{4}=Z$ is not only a practical choice. But also prevents mismatching of those impedances. Here, we can use four high precision ( $0.1 \%$ ) resistors which means that not only the real part will be nearly identical but also the reactive one, leading the condition to be matched precisely.

By opposition, if we use $Z_{1}=Z_{3}=x Z_{2}=x Z_{4}$ for example, the corresponding reactive part of the condition would be more difficult to be achieved even with high precision components. Indeed, the reactive part of two precision resistors in the same package will stay nearly identical either if both have the same resistance value or if they have a different one $[4,1]$.

### 4.3 Choice of the components

The operational amplifier was supposed to be ideal until now. We must find an operational amplifier able to work for this stage with some constraints.

### 4.3.1 Operational amplifier

As for the first stage, the operational amplifier is a crucial choice to obtain good high frequency behavior of the circuit. As well as for the input stage, the unit gain bandwidth of the component must be greater than the 100 MHz target frequency and its slew rate must be in the $1000 \mathrm{~V} / \mu \mathrm{s}$ range.

Unlike the input stage, this amplifier does not need to have JFET inputs but it has to support a higher supply voltage because the output voltage range of this stage is equivalent to twice the range of its inputs. Input bias and offset currents do not need to be as small as for the first stage as we are dealing here with smaller resistors.

### 4.3.1.1 LM7171 from Texas Instruments

The LM7171 [6] operational amplifier is ideal for the application. It can be supplied with $\pm 15 \mathrm{~V}$ and provides an output voltage swing of $\pm 13 \mathrm{~V}$ (For a supply of $\pm 15 \mathrm{~V}$ ). It has an even larger slew rate that the OPA659 $(>4000 \mathrm{~V} / \mu \mathrm{s})$ and an input impedance in the $\mathrm{M} \Omega$ order.

In addition, it is specified in its datasheet that a high speed instrumentation amplifier can be designed with this operational amplifier. Therefore, it will be suitable for our differential stage.

### 4.3.2 Resistors

As explained before, high quality resistors have to be used to improve the resistance matching. Surface mounted resistors are preferable compared to through hole resistors for their better high frequency behavior and their smaller geometrical dimensions.

We can use the datasheet of the LM7171 to help us in the selection of resistance values. According to the suggestions of the datasheet where these operational amplifiers are used for implementing a high speed instrumentation amplifier, we will use four $1 \mathrm{k} \Omega$ resistors.

### 4.4 Simulations

The simulations used the spice model provided by TI for the LM7171.
In the simulations, we investigate the behavior of the circuit with the same signals as those used for the input stage: the amplitude of both signals will be reduced from $\pm 15 \mathrm{~V}$ to $\pm 4 \mathrm{~V}$ and their time dependence is identical to that used in the input stage
modeling. The two signals will be used directly as both inputs of the differential stage. The shapes of these signals is shown in figure 4.2.


Figure 4.2: Inputs of the differential stage used for simulation of the differential amplifier. First is the signal at the positive input, second is the signal at the negative input and the third is the differential input signal. The first two have a voltage range of $\pm 4 \mathrm{~V}$, resulting in a voltage range of $\pm 8 \mathrm{~V}$ for the differential input signal.

### 4.4.1 Connections and value of components

Unlike in the first stage, the differential stage will remain the same for all input voltage ranges whether the supply voltage of the DUT. This is the first stage which is responsible to bring down the voltage within the right range. We have:

- Only $1 \mathrm{k} \Omega$ resistors.
- A RG58 coaxial cable connected to the output and is simulated like for the first stage with an ideal $50 \Omega$ adapted transmission line.


### 4.4.2 Simulated results in the ideal case

In the ideal case, the differential stage works very well as shown in figure 4.3. An overshoot is noticeable after both rising and falling edges of the square signal. The amplitude of the overshoot is around 0.4 V , which could influence the result if the rising time of the input signal was as short as the one of the simulation. A zoom on a rising edge of the signal is shown in figure 4.4.


Figure 4.3: Simulated time dependence of the output in the ideal case. The output corresponds well to the input with a small overshoot due to the steep edges of the square wave signal.


Figure 4.4: Zoom on ringing after a rising edge. On the left, the rising and falling times are equal to 10 ns , on the middle, 20 ns and on the right, 40 ns .

Remind that both rise times are fixed to 10 ns and contain a variation of slope at the end of each edge that will not happen in reality (cf. at 10ns in left of figure 4.4). We can notice that increasing rise times to 20 ns or 40 ns results reduces the overshoots (respectively 0.17 V and 0.08 V ) as it can be seen in the same figure. The frequency of the ringing signal resulting from this overshoot is around 200 MHz regardless of the rising/falling time.

The frequency response of the differential stage corresponds to our needs. As shown in figure 4.5 , the -3 dB cut-off frequency is around 180 MHz and a small amplification $(<\sim 1 \mathrm{~dB})$ is present from 20 MHz to 150 MHz . The amplification is the highest for a frequency of 150 MHz and is equal to 1.07 dB which correspond to an increase of the


Figure 4.5: Ideal frequency response of the circuit output. The cut-off frequency $(-3 \mathrm{~dB})$ is above to 180 MHz and a small 1 dB resonance is noted at 150 MHz .
voltage amplitude of $13 \%$ which is not problematic.

## Chapter 5

## Analog prototype

When a circuit has to be designed for high frequencies, there are several crucial points to be considered compared to low frequencies. We can list some of them:

- A PCB track cannot be considered as ideal due to small parasitic capacitors, resistors and inductors that have an influence on the circuit behavior.
- The circuit must be designed in the smallest possible size in order to avoid issues arising from distributed circuit. If needed, the circuit could be considered as a distributed circuit.
- The ground plane has to be designed differently to stay as close as possible to an unique potential.

In this chapter, we will first follow basic rules of high frequency design. Then, we will analyzes the layout through a simulation using theoretical values of parasitic elements. Finally, we will investigate the experimental results of our prototype.

### 5.1 First layout

The circuit we had to design does not use a lot of components. Moreover, the operational amplifiers we are using are very small, which makes the design easier on a small area. The circuit does not need to involve more than one layer. Because the design is easier and better at high frequency, we will use a two layers design with the second layer used as a ground plane.

The layout can be seen in figure 5.1. Both input stages are visible on the left of figure, the red one is for the negative input and the blue is for the positive input. The yellow part is the differential stage. The five coaxial connectors used for both inputs


Figure 5.1: Layout of the prototype. In green, on the top, the positive supply. In brown, on the bottom, the negative supply. In yellow, on the middle right, the differential stage. In red and in blue, on the middle left, the two input stages. The size of the PCB is $64 \times 67 \mathrm{~mm}$.
and the three outputs are also visible. In the gray part of the board, several vias are used to connect both ground planes together.

The size of the board is $64 \times 67 \mathrm{~mm}$. We use a FR4 board with a thickness of 1.6 mm , a track thickness of $35 \mu \mathrm{~m}$ and a copper resistivity of $1.710^{-8} \Omega \mathrm{~m}$.

### 5.1.1 Supply

The two types of operational amplifiers used for the circuit need two different supplies. For both input stages, a $\pm 5 \mathrm{~V}$ supply is required whereas a $\pm 12 \mathrm{~V}$ supply is
required for the output ${ }^{1}$.
To be convenient, four linear voltage regulators are used. Two for both positive supplies $(5 \mathrm{~V}$ and 12 V ) and two for both negative supplies $(-5 \mathrm{~V}$ and $-12 \mathrm{~V})$. Each supply was found to work very well with a global $\pm 15 \mathrm{~V}$ supply.

Decoupling capacitors ( 100 nF ) are placed as close as possible to each IC supply pin to obtain a voltage as close as possible to a DC. In addition, electrolytic capacitors and large $(1 \mu \mathrm{~F})$ ceramic multilayer capacitors are placed on each side of each linear regulator.

### 5.2 Simulation

To obtain a simulation as close as possible to reality, we have to quantify each parasitic effects that can play a role in the circuit. Our previous simulations already took into account the characteristics of each specific operational amplifier we used.

### 5.2.1 PCB effects

The wavelength at 100 MHz is in the order of 3 meters, the board is small enough to be considered as a discrete circuit. We are able to model each connection with its parasitic elements[8]. As we use microstrip technology (cf. figure 5.2), we can model each connection with a RLGC circuit as shown in figure 5.3.


Figure 5.2: Microstrip structure representation. Same notation as for equations. (Figure from[8])

[^5]

Figure 5.3: Model used at low frequency to simulate the behavior of a track in a microstrip structure. (Figure from[8])

$$
\begin{align*}
C[p F / \mathrm{cm}] & =\frac{0.26\left(\epsilon_{r}+1.41\right)}{\ln \left(\frac{5.98 H}{0.8 W+T}\right)}  \tag{5.1}\\
L[n H / \mathrm{cm}] & =2 \ln \left(\frac{5.98 H}{0.8 W+T}\right)  \tag{5.2}\\
R[\Omega / m] & =\rho_{C u} \frac{1}{W T} \tag{5.3}
\end{align*}
$$

In the latter, H is the thickness of the board, T and W are respectively the thickness and the width of the copper track, $\rho_{C u}$ is the resistivity of the copper and $\epsilon_{r}$ is the relative permittivity of the dielectric insulator.

The parallel conductance G representing the losses in the dielectric is high enough to be neglected at our working frequency $[8]$.

The parasitic capacitance of a line increases if either $\epsilon_{r}$, the track width or the track thickness increases and it decreases if board thickness increases. The parasitic inductance will be influenced in opposition to the capacitance but without effect of $\epsilon_{r}$. Finally, the resistance of the track is also influenced in opposition to the capacitance.

### 5.2.1.1 Skin effect

The skin effect will play a role at high frequency in first approximation when the skin depth is smaller than half the thickness of the track. At 100 MHz , one has:

$$
\delta(100 \mathrm{MHz})=\sqrt{\frac{2 \rho_{C u}}{2 \pi 10^{8} \mu_{C u}}} \simeq 6.5 \mu \mathrm{~m}<\frac{T}{2}
$$

Where $\mu_{C u}$ is the permeability of the copper that can be considered as equal to $\mu_{0}$

We have an influence of the frequency due to the skin effect on the effective track thickness. To take this into account, the track thickness is reduced to two times the skin depth $(13 \mu \mathrm{~m})$ in the equation 5.3 .

### 5.2.1.2 Computation of parasitic values

A simple Matlab script is used to compute each parasitic parameter of the connection using the length and the width of each track.

The parasitic capacitance ranges from 0.5 pF to 2.5 pF , the parasitic inductance ranges from 1.75 nH to 4.7 nF and the parasitic resistance ranges from $1.5 \mathrm{~m} \Omega$ to $17 \mathrm{~m} \Omega$.

### 5.2.2 Simulation results

With both stages and a dedicated parasitic model for each connection, the simulated output remains very satisfying, as it can be observed in figure 5.4.


Figure 5.4: Simulation results with PCB track modeling, operational amplifier model and transmission lines. Top graph is the expected differential input, the center graph is the differential input measured with the difference of both buffers outputs and the last graph is the output of the circuit.

The output presents some overshoots of around 0.27 V at each edge of the square signal. Those are likely to be due to the very steep edge of the square signal, as it was explained in section 4.4.2. The amplitude of those overshoots is smaller than in the ideal case. When rising and falling times are increased to 40ns, the overshoot amplitude decreases to a few mV , which is negligible and can be acceptable in practice.

The second graph of figure 5.4 represents the voltage difference obtained using both input stage outputs $\left(V_{i n+}-V_{i n-}\right)$. No overshoots are noticeable with the 10 ns rising and falling time of the square signal in this case. We can conclude that both input stages do not suffer from overshoots.


Figure 5.5: Frequency response of the output of the circuit with the final simulation. The cut-off frequency $(-3 \mathrm{~dB})$ is near to 148 MHz . The initial gain is -14.03 dB and a resonance is noticeable at 60 MHz with an attenuation of -12.41 dB .

Figure 5.5 shows the simulated frequency response of the circuit. We have an expected -14 dB amplitude reduction due to the first stage voltage division by 5 . A small resonance at 60 MHz with an attenuation of -12.41 dB is visible. We can also see that the attenuation is smaller in the range $[30 \mathrm{MHz} 100 \mathrm{MHz}]$ than for smaller frequencies.

### 5.3 Real board

As simulation results are encouraging for the layout that was described in the section 5.1, the corresponding board was made and tested.

The PCB was printed and welded at the University of Liège. The final PCB can be seen in figures 5.6 and 5.7.

### 5.3.1 Characterization

We will characterize some important features like the CMRR or the AC gain. These characterizations will use a specified measurement configuration which will be described for each measurement.


Figure 5.6: Side view of the prototype. The top layer was completely covered of tin to avoid oxidation of the copper, allowing easy change of components.

### 5.3.1.1 The CMRR in DC

We are going to measure the CMRR in DC which is defined as:

$$
\begin{equation*}
C M R R_{D C}=20 \log _{10}\left(\frac{A_{N M, D C}}{A_{C M, D C}}\right) \tag{5.4}
\end{equation*}
$$

To do that, we have to measure both the gain in normal mode and the gain in common mode.

Measuring the gain in normal mode consists in measuring the output voltage in DC when one input is set to the ground and the other is set to a DC voltage. This procedure assumes that the common mode gain is very small compared to the the normal mode gain. If it is not the case, we have to measure the normal mode gain with a zero common mode voltage. This can be achieved if both inputs have equal and opposite voltages.

The normal mode gains determined experimentally are respectively $0.20081 \simeq 0.2$ when the voltage is applied to the non-inverting input and $0.199395 \simeq 0.2$ when the voltage is applied to the inverting input. This difference of attenuation between both input stages will inevitably impacts the CMRR as both input signals at the differential stage will be slightly different even if the signals at the input of the device


Figure 5.7: Top view of the prototype.
are equal to each other. For the CMRR computation, we will assume that the gain is 0.2 .

The configuration used for measuring the common mode gain is shown in figure 5.8.

The measurement is carried out for an input that goes from -15 V to 15 V . The resulting output voltage is found to range in between -9 mV and 9 mV . The corresponding input-output relation is shown in figure 5.9.

We can now find the gain in common mode by using the measurement results plotted in figure 5.9. We will consider only the linear part of the relation. We have:

$$
A_{C M, D C}=\frac{-0.005377-0.009334}{12.787+11.481}=-6.06210^{-4}
$$

An we can easily compute the CMRR by:

$$
C M R R_{D C}=20 \log _{10}\left(\frac{0.2}{\left|-6.06210^{-4}\right|}\right) \simeq 50 d B
$$



Figure 5.8: Connections used for the common mode rejection ratio measurement.


Figure 5.9: Input-output relation for the measurement of the CMRR.

The CMRR is found to be smaller than the one of a commercial instrumentation amplifier. It is expected as a commercial instrumentation amplifier has a very precise matching of its internal resistor and does not have a input divider. Nevertheless, this CMRR is sufficient for the application.

### 5.3.1.2 The offset voltage

The offset voltage is the voltage that appears at the output of the circuit when a zero voltage is applied on both inputs. Indeed, this offset voltage was already measured during the measurement of the CMRR. As it can be seen in figure 5.9, the output is not zero when both inputs are at zero voltage.

We have an offset voltage of 2.2 mV which will result on the measurement of the input with an error of $2.2 \mathrm{mV} * 5=11 \mathrm{mV}$, which is small in comparison to the useful range ([-15V, 15 V$]$ ).

### 5.3.1.3 The input impedance

The equivalent input capacitance is too small to be measured precisely with the equipment of the company or the university. Nevertheless, the capacitor $c_{2}$ is a precision ( $\pm 5 \%$ ) capacitor of 39 pF resulting in a maximum capacitance of 41 pF . We have to add the capacitance of the track that is connected to the operational amplifier input ( $\sim 0.6 \mathrm{pF}$ ) and the operational amplifier input equivalent capacitance ( $\sim 2.5 \mathrm{pF}$ ) to be precise.

As the input divider is $5(\mathrm{n})$, the input equivalent capacitance is equal to:

$$
C_{i n}=C_{1} \frac{n-1}{n}=\frac{C_{2}}{n-1} \frac{n-1}{n}<\frac{C_{2, \text { Equiv.max }}}{5} p F=8.82 p F
$$

In addition to this capacitance, we have to add the capacitance of the track that goes from the coaxil connector to the divider which is around 0.4 pF . Finally, the evaluated input equivalent capacitance of this circuit is equal to around 9.2 pF .

The equivalent resistance can be measured directly in DC. The equivalent input resistance of the prototype is nearly $10 \mathrm{M} \Omega$.

### 5.3.1.4 The frequency response

We can measure the frequency response of the prototype using a high frequency sinusoidal generator and a 200 MHz oscilloscope.


Figure 5.10: Measured frequency response of the differential output using the noninverting input.


Figure 5.11: Measured frequency response of the non-inverting buffer output using the non-inverting input.

Figure 5.10 shows the frequency response of the differential input using the noninverting input. The frequency response of the prototype is satisfying because the -3 dB cut off frequency is around 130 MHz .

Figure 5.11 shows the frequency response of the non-inverting buffer when the non-inverting input is used. Again, the frequency response is satisfying as the -3 dB cut off frequency is around 180 MHz .

In both figures, a small amplification is visible but its magnitude is small and does not hamper the spikes to be well detected.

### 5.4 Conclusion

The prototype that was created here above matches our project requirements. The final analog PCB will be created using the same circuit and implemented in the same way.

## Chapter 6

## Acquisition subsystem

As a computer based oscilloscope is used to acquire signals, the oscilloscope and the computer are considered as part of the acquisition subsystem.

The choice of the oscilloscope will be discussed first. Then, we will see how the program is working and how the interaction between both machines is managed. Finally, we will go into the details of some specific points of the implementation.

### 6.1 The oscilloscope

We must determine the specifications needed for our oscilloscope and choose carefully the device based on the following requirements:

1. A bandwidth bigger or equal to 100 MHz .
2. At least two inputs. One for the PUT and one for the differential signal. If we have a third input, we can use it to measure the supply pin voltage. If not, we can determine the supply pin signal by using the two other signals.
3. The oscilloscope must have a substantial SDK (Software Development Kit) allowing the user to control almost everything directly in a program running on the computer.
4. The price should be reasonable to obtain a final project that can be extended easily to other sites.

### 6.1.1 Choice

The Picoscope 2000 series matches exactly the specifications that were listed hereinabove. There are two models that could be used, namely the $2207 \mathrm{~A}(100 \mathrm{MHz})$ and
the $2208 \mathrm{~A}(200 \mathrm{MHz})$. Only the bandwidth (and obviously, the price) differs from one to the other. As the price difference is not significant, the 2208 A is used here. It can be noticed that new versions of the Picoscope 2000 series have been released in May $2016{ }^{1}$.

The 2208A can be easily programmed in C. This allows the use of $\mathrm{C}++$ which is a languages commonly used within the company.

### 6.2 Computer program

The personal computers of all engineers within company are running on Windows. It was required to create a program that runs on this operating system. To do so, the Qt software and its libraries have been used. Qt offers the possibility to create fast simple interfaces in $\mathrm{C}++$, which are useful to display information that must be transmitted to the engineer.

### 6.2.1 What does the program have to do?

There are several tasks that have to be carried out by the code running on the computer. We will list them and show them on a state diagram to explain how they interact between each other in section 6.3.

### 6.2.1.1 Communication with the oscilloscope

The SDK provided by Picoscope can be used to control all parameters related to the oscilloscope. A large number of functions coded in C are available to start and run the oscilloscope, set the channels, set the trigger, set the timebase, etc.

In our case, we want to be informed when a waveform is captured to localize the source of this event in the code. This requires the creation of one thread only used to wait for a waveform to be captured. This solution induces a small time delay after the acquisition of a waveform in which the oscilloscope cannot acquire a new waveform as the previous one is always stored in its own memory.

Unfortunately, we cannot use a specific mode of the oscilloscope called the "rapid block mode" in which the oscilloscope collects waveforms without the computer. The reason is that the rapid block mode does not allow us to recover the time of each waveform acquisition. In this mode, we can only know when the memory of the oscilloscope is full of waveforms without information about each capture independently.

[^6]The oscilloscope offers the possibility to use complex triggers, i.e. trigger on several conditions at the same time. This is useful because we need to detect negative or positive spikes. For example, a first one could be set on a falling edge of the PUT with a threshold at -1 V to detect a negative spike and a second one could be set on a rising edge of the differential signal with a threshold of +1 V to detect a positive spike.

### 6.2.1.2 Interface with the the user

The interface with the user has three main tasks which are:

1. To allow the user to set the timebase, the triggers and several other options.
2. To keep the user informed about what is currently running on its personal computer.
3. To display the waveforms acquired by the oscilloscope at the end of the process.

The program will start with two windows: the "parameter window" which is used to perform the first main task and the "information window" which will be displayed until the end of the program to keep the user advised. Once the user finished the setting of the acquisition parameters, the acquisition will begin. The acquisition will end when all tests are finished.

After the end of the acquisition, the "display window" will appear to display the waveforms that were captured during the acquisition, if any. This window allows the user to inspect each capture and gives him the supposed location of the waveform in the code.

When the display window is closed, the parameter window will be displayed again to start another analysis. The program will be closed if the parameter window is closed.

### 6.2.1.3 Communication with the test machine

The TCP/IP protocol is used to communicate with the test machine. The personal computer of the engineer will play the role of the server and the test machine will connect itself to this server. The personal computer is chosen to be the server because the tester has only the g++ 98 compiler which offers less facilities for the implementation of a server than Qt.

To connect both machines, only the IP and the port used by the server have to be given to the test machine. The data transmission will always be initiated in a specific command. For example, to synchronize both machines, we will start with a specific command and then, send the useful information. Since the data that has to be transferred between both machines is small, we do not need to have something more efficient with the command incorporated into a specific structure for example.

### 6.2.1.4 User facilities

The user will start several times the analysis of the test to try different parameters or to test several pins. The program must offer the possibility for the user to restart directly an acquisition with the same parameters after he finished with the previous one.

In addition, the program has to run directly on Window through a ".exe" file allowing the user to directly run the program without any specific software preinstalled on his computer.

### 6.3 State diagram of the program

A simple state diagram is shown in figure 6.1. This diagram shows how the program is working on both machines and how they interact together.

When the program is started, the parameter window and the status window pop up. These two windows are visible in figure 6.2 and 6.3.

The user has the possibility to use the program in synchronous or in asynchronous mode. In asynchronous mode, the oscilloscope starts the acquisition directly for a given number of seconds that can be set in the parameter window. At the end of the acquisition, the captured waveforms are displayed on the display window. When the user closes the display window, the parameter window appears on the screen to restart an acquisition, if needed. The previous parameters are preserved to improve the efficiency of the process.


Figure 6.1: Global state diagram representing both machines and the interactions between them.

### 6.3.1 The TCP/synchronous mode

In TCP or synchronous mode, the program waits for a connection to start the acquisition. The tester has to initiate this connection to start the acquisition. When the acquisition is effective, the computer sends a message to the tester to start the sequence of tests.

At the end of each test, the tester must store its own clock to obtain, at the end, a table of times representing all the tests. Throughout the acquisition, the computer do the same than the tester for each captured waveform. When the last test is finished, the tester reports it to the computer to end the acquisition.


Figure 6.2: Parameter window when the program is lunched on the personal computer of the user.

When the acquisition is effectively stopped, the tester receives a command coming from the computer to send the data needed for the synchronization. The time table of all tests is sent to the computer and both machines start synchronizing their clocks. The synchronization of both clocks is needed because the two clocks are different and then the two time tables do not have the same time base. The procedure used to synchronize both clocks will be discussed hereafter.

When the whole data is sent, the tester can close the test program and the computer starts a classification of each waveform based on both arrays of times. How the computer classifies each waveform will be discussed in section 6.4.3. Finally, the computer displays all waveforms though the display window and the parameter window reappears when the display window is closed, in the same way as for the asynchronous mode.

### 6.4 Synchronization of clocks

To obtain a precise localization of spikes in the code, we have to synchronize both clocks. We will assume here that one clock is shifted in time in comparison to the

```
[-I Status
Wait for a TCP/IP client....
Use the IP and the port given in the parameter window.
When the connection is established, the program will start the acquisition and wait an
order from the tester to finish it. The synchronisation procedure will then start to
localize each waveform in the code.
Please, if you do not know when the synchronisation will occur, do not change
parameters to prevent undesired behavior.
```

Figure 6.3: Status window when the program is waiting for a connection with the tester.
other and both clocks share exactly the same time unit ${ }^{2}$. We can then link the time of the client $\left(t_{c}\right)$ and the time of the server $\left(t_{s}\right)$ with:

$$
\begin{equation*}
t_{c}=t_{s}+\Delta t \tag{6.1}
\end{equation*}
$$

The objective here is to estimate correctly the offset $\Delta t$ existing between both clocks. When this offset is known, it is easy to calculate the equivalent time on one machine in reference to the other.

The objective is to achieve a synchronization smaller than the duration of the usual smallest test provided by the tester, which is about $15-20 \mathrm{~ms}$. Even if the detection can only have synchronization of this order, the engineer will have a good estimation of where the error comes from. He/she can be helped by the shape of the waveforms that are captured by the oscilloscope to localize it precisely.

The TCP/IP protocol does not provide a stable propagation delay. The delay can vary form 1 ms to hundreds of ms depending on the size of the packet sent and the network on which the packet is sent. This variable delay must be taken into account to synchronize the events.

Figure 6.4 shows how a transmission between the two machines works in the point of view of the propagation delay. We supposed that the client sends a packet to the server and the server replies to the client immediately.

There exists a propagation delay for the first message sent by the client before being received by the server $\left(T_{p 1}\right)$ and a second propagation delay for the message

[^7]send by the server to the client $\left(T_{p 2}\right)$. Those two delays are different but nevertheless close due to the fact both messages are sent nearly at the same time, which implies that the state of the network should nearly be the same. We will assume for the following that $T_{p 1}$ and $T_{p 2}$ are nearly equal to $\delta t$.


Figure 6.4: TCP/IP time line for a client-server transmission.

### 6.4.1 Mechanism of synchronization

To synchronize both machines, we will send the personal time of the client $T_{c}$ to the server. The time equivalent to $T_{c}$ on the server side is $T_{s}$. The server will receive this information at a time $T_{s}+T_{p 1} \simeq T_{s}+\delta t$ due to the propagation time on the network. This time is stored by the computer and is sent back to the client. When the client receives the time $T_{c}$, its own time is equals to $T_{c}+T_{p 1}+T_{p 2} \simeq T_{c}+2 \delta t$. The client is then able to evaluate $\delta t$.

The client will send this value to the server. The server can use the evaluated $\delta t$ to obtain $T_{s}$ with the time $T_{s}+\delta t$ which was previously stored. Thanks to $T_{s}$, we can evaluate the offset $\Delta t$ existing between both clocks by computing $T_{c}-T_{s} \simeq \Delta t$.

### 6.4.2 Estimator of $\Delta t$

The variability of the propagation time is non negligible. For example, the table 6.1 shows the results of ten measurements of the propagation delay carried out on a local network with the mechanism explained above.

As can be seen on this table, there is a significant variance in the estimation of the propagation delay we have. From the first iteration to the second one $(9324 \mu$ s to $576 \mu \mathrm{~s}$ ), we have more than one order of variation. In some cases, this variation can even be bigger than 100 ms .

| i | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\delta t_{i}(\mu \mathrm{~s})$ | 9324 | 576 | 1132 | 934 | 5704 | 1391 | 1019 | 992 | 858 | 5172 |

Table 6.1: Ten measurements of the propagation delay carried out directly one after the other

The propagation delays that are very large could induce errors because they could have been induced by one busy machine. For example, if the server is busy, $T_{p 1}$ could be bigger than $T_{p 2}$ resulting on a poor evaluation of the delay $T_{p 1} \neq \delta t$ and as a consequence, a poor evaluation of the corresponding offset $\Delta t$. One simple solution is to remove outliers from our estimator. We can, for example, remove measurements that have a propagation delay larger than a given multiple of the smallest measured propagation delay.

Once the outliers $\left(i_{\text {out }}\right)$ are removed from our data, n evaluations $\Delta t_{i}$ remain. We can compute the mean of each $\Delta t_{i}$ and our estimator will be:

$$
\Delta t=\sum^{i \neq i_{\text {out }}} \frac{\Delta t_{i}}{n}
$$

We will assume that our n $\Delta t_{i}$ estimator are independent and are identically distributed random variables (Independent and identically distributed random variables hypothesis)[19]. We can then characterize the distribution from which our random variables come from with:

$$
E\left(\Delta t_{i}\right)=\mu \quad \operatorname{Var}\left(\Delta t_{i}\right)=\sigma^{2}
$$

$\mu$ is the expectation of the random variable and $\sigma$ is its standard deviation.
In the case of an averaging, the expectation of the averaging is equal to the initial random variable expectation. But the variance of our estimator is divided by the number of elements used for the averaging: $\operatorname{Var}(\Delta t)=\frac{\sigma^{2}}{n}$.

This last relation shows that the standard deviation is reduced by a factor $\sqrt{n}$ and confirms that the accuracy of the estimator will increase with the number of measurements n .

The variance of our estimator is a good indicator of the performance of our synchronization mechanism. We can try to fix the limit that determines if a measurement is an outlier or not. With some tests, the best results are obtained when the limit is fixed at twice the value of the smallest propagation time. We can also evaluate
the influence of the number of measurements. 10 measurements are found to give acceptable results. As the synchronization has to be as fast as possible, we will carry out 10 measurements as default for the synchronization $(<1 s)$.

With 10 measurements, the variance is nearly always smaller than 2 ms which is much smaller than the shortest test provided by the tester ( $15-20 \mathrm{~ms}$ ). This information will be visible on the display window to keep the engineer informed about the reliability of the synchronization.

### 6.4.3 Test localization

We will suppose in what follows that the server and the client times are related to the server time since epoch ${ }^{3}$.

To localize the test which was the source of a spike, the computer has the spike trigger time and a array of time representing all tests. The display window will give as output a number representing the test (The test ID) as shown in figure 6.5.


Figure 6.5: Representation of the value of the test given by the computer for each possible time interval. In blue are the numbers representing each interval and each vertical line represents a time of the array of test time.

If the program has an acquisition triggered before the first time of the array, it will give to this capture the reference 0 . If it occurs between the first and the second time of the array, the reference of the capture will be 1 and so on. If a capture takes place after the last time of the array, the reference will become -1 .

This classification can be used by the engineer to detect if a spike occurs before the first test and after the last one. To do so, the user just has to put its first own current time before the beginning of the sequence of tests and every time after each test. Then, a capture occurring in the test sequence part number zero will refer to a

[^8]spike occurring before the first test and similarly, a spike occurring after the end of the test sequence will have a capture with a reference " -1 ".

### 6.4.3.1 Link between the test name and its reference

A simple number will not be intuitive for the engineer as a list of one hundred tests could be available on the screen. For better clarity, a simple list can be displayed on the tester screen with each test name and each associated test ID.

### 6.5 Storage of the information in a file

The program provides a storage of each waveform in a .txt file if the user selects the appropriate box in the parameter window. All measurement points are present for both channels as well as the time of the capture and the test ID.

This information can be used to do other processes that are not done by the program itself. The format of the file is easy to read and a small Matlab function is available to show a simple extraction of the information from these files.

The files are always stored in the same directory of the personal computer, which is: home/PICO_OUT/Waveforms. If the directory does not exist, the program will create it.

### 6.6 Additional code on the tester

On the tester side, the code is much simpler than on the computer side and is easy to integrate for a test engineer even if he does not know how the whole process is working. The engineer needs only four functions which are:

1. connection_initialization
2. add_a_time_us
3. display_name_console
4. finalize_connection

All of these functions are only using three static variables which are two $\mathrm{C}++$ vectors and an integer. The first vector contains each time corresponding to each test and the second vector contains the name of this test. The integer contains the socket reference (UNIX file descriptor) which is used for the connection.

### 6.6.1 The connection_initialization function

The function connection_initialization is used to initialize the connection, as the name suggests.

The function can be called with different argument types depending on what the user wants to do. This uses function overloading and means that the C++ compiler will recognize and differentiate two different calls of a function by matching the argument types with the definitions of the different functions.

Without arguments, the function will pop up a window on the tester before the test sequence to ask the IP of the computer. The IP address of the computer can also be determined directly as an argument with a simple array of integers.

In the two latter cases, the user has the possibility to change the port of the connection with an integer. This argument is optional, which means that a default value is used if the argument is not present. This default value is 3980 , which is also the default value of the port used by the computer when the server is created. Generally, the port must not be changed and the function has to be called only without argument or with one array of integers ${ }^{4}$.

### 6.6.2 The $a d d_{-} a_{-} t i m e \_u s$ function

The function add_a_time_us is a simple function used to add an element to both vectors. The current time since epoch of the machine is pushed back in the first vector and the name of the test is pushed back to the other vector. The name of the test has to be send as an argument of the function.

The function has an optional Boolean argument that can be used to resize both vectors to zero. This could be useful if the test program is restarted several times.

This function must be called at the end of each test to allow the synchronization. If the function is not added at the end of each test, the synchronization will suppose that all tests in between the last and the next call of the function add_a_time_us are part of a same test. One can segment a test in several parts using this simple function if a better precision about where a spike occurs within a test is needed.

### 6.6.3 The display_name_console function

The function display_name_console has to be used before the finalization of the TCP connection. The function will display the names of the tests and the corresponding

[^9]IDs of the tests. The user can easily obtain the name of the test which induces a spike with this list. This function takes no arguments.

### 6.6.4 The finalize_connection function

The function finalize_connection transfers the information contained in the time vector to the computer and realizes the synchronization of both clocks.

The function used the connection established with the computer in the function connection_initialization. The function has an optional argument that represent the number of synchronization procedures that the user want to realize ${ }^{5}$. The default value of this argument is 10 which is a trade-off between a good precision and a fast synchronization.

### 6.6.5 A simple code on the tester

A simple way to implement the code on the tester side could be:

```
connection_initialization();
// Initialize the test session
// End of the initialization
add_a_time_us("initTest", true);
for (int i = 0 ; i < number_of_test ; ++i)
{
    // Run of the test number i
    // End of the test number i
    add_a_time_us(" Test named i ");
}
display_name_console();
finalize_connection();
```


### 6.7 The display window

The display window is used to show the acquired waveforms to the user. This window allows the user to navigate between the different captures and indicates the

[^10]source of a spike through the test ID.
The user is also aware of important information like the calculated standard deviation of the synchronization estimator used to determine the test ID or the average propagation time of the network. Thanks to this information, one can stay critical about the truthfulness of the synchronization. A print screen of the display window is available in figure 6.6.


Figure 6.6: Display window used to show captures of the device. The two top buttons are used to change the capture. The number at the right of both buttons represents the number of waveforms going from zero to the number of waveforms acquired. Just at the right of these, we have two text boxes. The first one indicates in which test the capture is supposed to be (The test ID), the duration of this test and the supposed time from the beginning of the test to the capture. The second one indicates the supposed synchronization delay $(\Delta t)$ between both machines, the standard deviation of the delay estimator and the mean computed propagation delay. At the top right, a slider allows the user to realize a vertical zoom or unzoom. The window supports moving and zooming with the mouse.

## Chapter 7

## Spike analysis board

The spike analysis board is the board responsible of carrying the right signals to the analog board as explained in the section 2.3. This board must be mounted on the DUT board. But to understand how the connection between this board and the DUT board has to be done, we must first see how the DUT is connected to the DUT board.

### 7.1 The connection between the DUT board and the DUT

In section 2, we did not explain the details of the connection between the DUT board and the DUT. Actually, the DUT is not directly connected to the DUT board, it is mounted on a small board which is mounted on the DUT board itself.


Figure 7.1: Representation of the mounting of the the DUT on the specific DUT board. An optional board could be placed in between if a specific action is required.

The connection between both boards is made by using two connectors (usually, one for each side of the device) with a large number of connections. Each pin of the

DUT is directly connected to its corresponding connector pin, which means that each signal passing through the connector is one signal sent to the DUT.

This allows the engineer to design any board useful to realize a required role as long as each DUT pin stays connected to its dedicated connector pin. Schematically, the configuration looks like a stack of boards as represented in figure 7.1. For example, an optional board was created by another student, doing its master thesis last year, to connect different specific resistors to a selected pin of the device.

### 7.1.1 The spike analysis board and the analog board

The choice that was made to split the work in two different boards comes first from the connectors. Indeed, there are several types of connectors used but two are the most common: the first with 50 connections for large pin number devices and the second one with 20 connections for smaller packages. This induces that the optional board, which fits in between the DUT board and the DUT, has to be different for those two common connectors.

By contrast, the analog board remains the same if the supply voltage of the DUT is the same. Thus, it will be a waste to incorporate the analog board directly on the spike analysis board.

### 7.1.1.1 Note about the connectors

In fact, the most used connector is the smaller one which is physically composed of two 10 connectors. The division in two connectors is essentially for convenience: one is used for the left pins and one is used for right pins for the device. All other connectors are also divided in two for the same reason. The smaller connectors are used for 4,8 and 16 pin devices.

Because our device has to work with the common projects of the company, we will design a board for the 20 connectors that could be used for 4,8 and 16 pin devices.

### 7.2 Specifications needed for the spike analysis board

Our optional board has to:

- Be modular to work with several projects.
- Fit with our 100 MHz bandwidth as much as possible.
- Allow the engineer to change rapidly the pin he is currently testing.
- Use no more than the resource brought by the Mbed LPC1768 microcontroller.
- Work with 4, 8 and 16 pin devices.


### 7.3 Influence of the track impedance

To fit our bandwidth of 100 MHz as much as possible, we have to be sure that the signal received by the analog board is not too much modified. To analyze this issue, we will model the board in the same way as it was done in the section 5.2.1 ${ }^{1}$.


Figure 7.2: Equivalent circuit of the spike analysis board seen from its input.

Figure 7.2 shows the equivalent circuitry of the board. $V_{S}$, the voltage of the signal the user wants to measure, $R_{S}$, the equivalent resistance of the track plus the equivalent resistance of the source, $C_{l}$ and L the equivalent capacitance and inductance of the track and finally $C_{i n}, R_{i n}$ and $V_{i n}$ are respectively the equivalent capacitance and resistance of the analog board ${ }^{2}$ and the voltage seen by the analog board.

We will see what are the variations of the transfer function of the board ( $V_{i n}$ regarding to $V_{S}$ ) with respect to parameters of the circuit.

### 7.3.1 Assumption

We will assume that we are dealing with frequencies larger or equal to 10 MHz . In addition, we will suppose that the paths could be modelled with a discrete circuit which is only valid for a frequency[8]:

$$
f_{v a l i d}<\frac{1}{10} \frac{r_{c} c}{l_{\max }}
$$

[^11]Where $r_{c}$ is the velocity factor of the polyethylene used as insulating material ( $\simeq 0.66$ ), c is the speed of the light and $l_{\max }$ is the largest track length. By taking a maximum track length of 10 cm , one obtains a upper frequency limit of around 200 MHz .

### 7.3.1.1 Input impedance

The input impedance of the analog board is equivalent to a capacitor in the order of the pF in parallel to a resistor in the order of $10 \mathrm{M} \Omega$. We have:

$$
\begin{aligned}
Z_{i n}(\omega) & =C_{i n} / / R_{i n} \\
& =\frac{R_{i n}}{1+j \omega C_{i n} R_{i n}}
\end{aligned}
$$

The frequency at which the capacitor has a bigger effect on the input than the resistor is $f_{\text {in }}=\frac{1}{2 \pi C_{\text {in }} R_{i n}}$. If one takes 1 pF and $10 \mathrm{M} \Omega$ as equivalent input impedance:

$$
f_{i n}=\frac{1}{2 \pi 10^{-12} 10^{7}} \simeq 16 k H z
$$

Because we are dealing with much larger frequencies, we can assume that the input impedance of the analog board is only capacitive. The final equivalent circuit at high frequency is given in figure 7.3.


Figure 7.3: Equivalent simplified circuit of the spike analysis board seen from the input of this one at high frequency $\left(f \gg f_{\text {in }}\right)$.

$$
Z_{i n}(\omega) \simeq \frac{1}{j \omega C_{i n}} \quad \text { if } \frac{\omega}{2 \pi} \gg f_{i n}
$$

To obtain a final result analytically, we will simplify progressively our equations during the computation. This will help use creating guidelines that could be useful to improve our circuit even if the analytical result is not perfectly correct. After studying analytically the circuit, a LTspice simulation will be used to check our results.

### 7.3.2 Transfer function $\frac{V_{i n}}{V_{S}}$, determined analytically

By using the same notations as in figure 7.3, we have:

$$
\begin{align*}
& \begin{cases}V_{i n} & =V_{1} \frac{Z_{i n}}{Z_{i n}+Z_{L}} \\
V_{1} & =V_{S} \frac{\left.Z_{C} / / Z_{L}+Z_{i n}\right)}{R_{S}+Z_{C} / /\left(Z_{L}+Z_{i n}\right)}\end{cases} \\
& Z_{C} / /\left(Z_{L}+Z_{i n}\right)=\frac{1}{j \omega C_{l}+\frac{j \omega C_{i n}}{1-\omega^{2} C_{i n}}}  \tag{7.1}\\
&=\frac{1-\omega^{2} L C_{i n}}{j \omega\left(C_{l}+C_{i n}\right)-j \omega^{3} C_{l} C_{i n} L} \tag{7.2}
\end{align*}
$$

The denominator of the equation 7.2 can be simplified to $j \omega\left(C_{l}+C_{i n}\right)$ if the pulsation satisfies:

$$
\begin{aligned}
\omega^{2} C_{l} C_{i n} L & <\left(C_{l}+C_{i n}\right) \\
\omega & <\sqrt{\frac{C_{l}+C_{i n}}{C_{l} C_{i n} L}}
\end{aligned}
$$

Let us take some typical values: $C_{l}=10 p F, C_{i n}=8 p F^{3}$ and $L=10 n H$. Then, the in-equation is verified if $f<\sqrt{\frac{C_{l}+C_{i n}}{C_{i} C_{i n} L}} / 2 \pi \simeq 750 \mathrm{MHz}$.

Thanks to this simplification of the equation 7.2, we have:

$$
\begin{align*}
V_{1} & =V_{S} \frac{1-\omega^{2} C_{i n} L}{1+j \omega\left(C_{l}+C_{i n}\right) R_{S}-\omega^{2} L C_{i n}}  \tag{7.3}\\
\rightarrow V_{i n} & =V_{S} \frac{1-\omega^{2} C_{i n} L}{1+j \omega\left(C_{l}+C_{i n}\right) R_{S}-\omega^{2} L C_{i n}} \frac{1}{1-\omega^{2} C_{i n} L}  \tag{7.4}\\
& =V_{S} \frac{1}{1+j \omega\left(C_{l}+C_{i n}\right) R_{S}-\omega^{2} L C_{i n}}  \tag{7.5}\\
& =V_{S} \frac{1}{C_{i n} L} \frac{1}{\frac{1}{C_{i n} L}+j \omega \frac{\left(C_{l}+C_{i n}\right) R_{S}}{C_{i n} L}+(j \omega)^{2}} \tag{7.6}
\end{align*}
$$

We can compute the roots of the denominator of the equation 7.6. We have:

$$
\begin{equation*}
\rho=\left(\frac{\left(C_{l}+C_{i n}\right) R_{S}}{C_{\text {in }} L}\right)^{2}-\frac{4}{C_{i n} L} \tag{7.7}
\end{equation*}
$$

If $\rho$ is negative, we will have complex conjugate roots and an equation similar to a second order filter. $\rho$ is effectively negative if: $R_{S}<\sqrt{\frac{4 L C_{i n}}{\left(C_{l}+C_{i n}\right)^{2}}}$ which is equivalent to $R_{S}<31 \Omega$ (With the same typical values).

[^12]This means that the circuit will not act as a second order filter if the source equivalent resistance is too large and therefore, will not have a resonance that could be encountered with a second order filter.

As our goal is to detect spikes that could induce damages to a device, we will suppose that this equivalent resistance is small enough to have a negative $\rho$. Consequently, we will have two complex conjugate poles[3] and our initial equation 7.6 can be rewritten:

$$
\begin{align*}
p, p * & =\frac{-\frac{\left(C_{l}+C_{i n}\right) R_{S}}{C_{i n} L} \pm \sqrt{\rho}}{2}  \tag{7.8}\\
\rightarrow \frac{V_{i n}}{V_{S}} & =\frac{1}{C_{i n} L} \frac{1}{(j \omega-p)(j \omega-p *)}  \tag{7.9}\\
& =\frac{1}{C_{i n} L} \frac{1}{(j \omega)^{2}-2 \operatorname{Re}(p) j \omega+\operatorname{abs}(p)^{2}} \tag{7.10}
\end{align*}
$$

Exact values of poles are not useful for us, there are two important things: (i) the frequency resonance and (ii) the damping factor of this filter. By comparison of the equation 7.6 and the general equation of a second order filter given hereafter, we can deduce these two values.

$$
\begin{align*}
H(j \omega) & =\frac{\omega_{0}^{2}}{(j \omega)^{2}+2 \zeta \omega_{0}(j \omega)+\omega_{0}^{2}} \\
& \rightarrow \omega_{0}=\frac{1}{\sqrt{L C_{i n}}}  \tag{7.11}\\
& \rightarrow \zeta=\frac{\left(C_{l}+C_{i n}\right) R_{S}}{2 \sqrt{L C_{i n}}} \tag{7.12}
\end{align*}
$$

With the same typical values ${ }^{4}$, one obtains: $f_{0}=\omega_{0} / 2 \pi \simeq 560 \mathrm{MHz}$ and $\zeta \simeq 0.32$. These values have to be considered with caution because of the strong hypothesis we have made to obtain 7.11 and 7.12. The circuit cannot be considered as discrete at the resonant frequency $f_{0}$ if the length of the track exceeds $l_{\max }=\frac{1}{10} \frac{r_{c} c}{f_{0}} \simeq 4 \mathrm{~cm}$.

In spite of the above assumptions, these results could be very useful to establish different guidelines. The resonance frequency only depends on the inductive parameter of our track and the input capacitance of our analog board. The damping ratio depends on the source equivalent resistance and the track capacitance parameter in addition to the inductive parameter of our track and the input capacitance of our analog board.

[^13]
### 7.3.3 Simulation of the transfer function $\frac{V_{\text {in }}}{V_{S}}$

We will use LTspice to simulate the spike analysis board in discrete circuit using the same model as in figure 7.2. We will use the LTspice model created for the prototype to analyze the input stage in place of the simple equivalent circuit we used in the analytical development.


Figure 7.4: Simulated bode diagram of the input buffer with the spike analysis board model and the prototype model. $R_{S}=10, C_{l}=10 \mathrm{pF}, \mathrm{L}=10 \mathrm{nF}, C_{i n} \simeq 8 \mathrm{pF}$ and $R_{\text {in }} \simeq 10 M \Omega$.

Figure 7.4 shows the frequency response of the buffer. A resonance is visible at $\simeq 560 \mathrm{MHz}$ like it was the case analytically. This resonance is quite large as the peak has a magnitude of -5.6 dB when the initial gain is -14 dB .

There are a lot of cases that could be explored here to see the influence of each parameter of the model. We will illustrate results obtained in different cases in the table hereafter (cf. table 7.1). The table compares what is obtained in simulation to the analytical formula.

Globally, the trend of the simulation results are similar to the analytical results for the resonant frequency. On the other side, the damping ratio ( $\zeta$ ) differs. This is obviously due to the simplification that was made during the analytic development which are not valid for such high frequencies.

Determining how to avoid an undesirable resonance at high frequency is a difficult task. But from the results summarized in table 7.1, we can learn that the influence of the parasitic capacitance of the track has a smaller influence than the parasitic

| $R_{S}(\Omega)$ | $C_{l}(\mathrm{pF})$ | $\mathrm{L}(\mathrm{nH})$ | $C_{\text {in }}(\mathrm{pF})$ | $f_{0}(\mathrm{MHz})$ | $\zeta$ | $f_{0}^{\text {simu }}(\mathrm{MHz})$ | $\zeta^{\text {simu }}$ | peak $(\mathrm{dB})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 10 | 10 | 8 | 562 | 0.032 | 562 | 0.014 | 13.45 |
| 5 | 10 | 10 | 8 | 562 | 0.16 | 562 | 0.064 | -0.4 |
| 10 | 10 | 10 | 8 | 562 | 0.32 | 562 | 0.12 | -5.6 |
| 20 | 10 | 10 | 8 | 562 | 0.64 | NP | NP | NP |
| 10 | 20 | 10 | 8 | 562 | 0.49 | 581 | 0.10 | -6 |
| 10 | 10 | 20 | 8 | 398 | 0.225 | 396 | 0.10 | -2.42 |
| 10 | 10 | 10 | 2 | 1125 | 0.424 | 1248 | 0.046 | -6 |
| 10 | 20 | 20 | 2 | 795 | 0.55 | 871 | 0.021 | 3.26 |

Table 7.1: Results of simulations of the spike analysis board and the input buffer. (NP means No Peak)
inductance of the track whether on the resonance frequency or the magnitude of the associated peak. The effect of the equivalent source resistance on the magnitude of the resonance is clearly significant but we do not have any control on this parameter.

### 7.3.4 Conclusions

The previous sections show how difficult it is to model a simple track at high frequency. The simple development that was exposed above is very restrictive. The circuit is supposed to consist of lumped elements and assume that the length of the track is kept very small $(<4 \mathrm{~cm})$. This means that the whole set of results obtained in simulation and summarized in the table 7.1 are not longer valid if we consider a much longer track ( $10 \mathrm{~cm}^{5}$ for example).

In the following, we will try to keep the inductive parameter and the length of the track as small as possible. The track inductance can be reduced by reducing the distance between the track and the ground plane (see equation 5.2). Reducing this distance will increase the track capacitance (see equation 5.1) but the influence of the capacitance seems to have less impact than the track inductance. In addition, we will reduce the equivalent input capacitance of the final analog board as much as possible. As explained in section 3.4.3, this capacitance can be reduced in comparison to that of the prototype.

[^14]
### 7.4 Practical realization of the PCB

The PCB was routed using Altium software. The board has four layers, which allows us to reduce the distance from the signal tracks to the ground plane and so reduce the track inductance.

The four layers of the board are arranged as shown in figure 7.5. As can be seen, we placed components on both sides of the board to reduce as much as possible its size. Nearly all components we use on this project are SMD.

The first inner layer of the board is a ground plane. The top and the second inner layer are used for high frequency signals as they are very close to our ground plane. The bottom layer is not used for high frequency signal since the ground plane is a little bit further. This layer is used for low frequency connections. The remained surface in the top and the bottom layers is connected to ground. The remained surface of the second inner layer is connected to the supply voltage ( 5 V ).


Figure 7.5: Cross section representation of the four different layers of the spike analysis board. There are components on both sides of the board. The top layer is a high frequency signal layer as well as the second inner layer. The first inner layer is a ground plane which is only broken by vias. The bottom layer is a layer used for low frequency. The remaining area of the top and bottom layer is connected to the ground. The remaining area of the second inner layer is connected to 5 V .

### 7.4.1 Operating principle

The board use a Mbed LPC1768 microcontroller to control a set of relays that are used to connect the PUT to the analog board. The use of a set of relays for the connection of the PUT leads us to use a bigger surface than the surface of an array of DIP mechanical switches for example. However, they are needed to allow the engineer to change rapidly the PUT.

On the other side, the supply and the ground pin of the device stay the same for a given device. Thus, to decrease the overal volume, DIP mechanical switches are used to connect the ground pin and the supply pin.

### 7.4.1.1 Driving the relays

We had several possibilities to drive relays of the board. Typically, Melexis engineers use some PCF8574 chips which are 'remote 8-Bit I/O expanders for $i^{2} c$ bus' ${ }^{\prime 6}$. This procedure has the advantage to use only a $i^{2} c$ bus to drive relays and then reduce the amount of track needed. But this solution could lead to errors because we can activate every relay independently and connect several pins to each other.

A much simpler solution is to use simple demultiplexers. Indeed, with demultiplexers, we cannot activate several relays at the same time. Therefore, we cannot short circuit several pins. In addition, the program to be run on the Mbed microcontroller becomes very simple as only digital outputs are needed, unlike using $i^{2} c$. In practice 3 to 9 demultiplexers will be used here to drive the whole set of relays.

Melexis provides devices with a maximum number of 64 pins. This implies that we will need two layers of demultiplexers to control the corresponding set of relays. The relay control design is shown schematically in figure 7.6.

The design is composed of two stages of demultiplexers. The first involves one demultiplexer - called "the father" - that is always activated and controls the activation of the demultiplexers of the second stage - called "the sons" . Only one son is activated at a time and can close one of its 8 relays. The control is made through 6 digital outputs of the Mbed, the three most significant bits are connected to the father to choose the corresponding son. The three least significant bits are connected to every son to choose one specific relay. In this way, 6 digital outputs of the Mbed can be used as the 6 bits of the control.

The relays selected are those commonly used in the company: the pickering 112-1-A-5/2D driven with 5 V . The circuitry used to control the relays is essentially printed on the PCB bottom layer since the frequency of these signals is very low (The PUT is changed in between each test sequence only).

### 7.4.1.2 Driving the demultiplexers

The multiplexer/demultiplexer model we will use here is the 74 HC 4051 from NXP. This model can be used with supply going from 2V to 10V[17]. However, the ON

[^15]

Figure 7.6: Block representation of the relay control principle. Two stages of demultiplexers are used. The first stage is composed of one demultiplexer called "the father" that takes the 3 most significant bits into account and activates the corresponding demultiplexer of the second stage. Second stage relays are called "the sons" and are only activated by the father. They take the three least significant bits and activate the corresponding relay (only if they are activated by the father).
resistance decreases if the supply is bigger which means that it will be better for us to use the largest supply we can.

We have two possibilities for the supply of the board: (i) the 5 V provided by the USB connected to the board or (ii) the 3.3 V provided by the Mbed. As the ON resistance of the demultiplexer will become smaller with the 5 V supply, we choose the supply provided by the USB.

The problem related to this choice is the control of the demultiplexers with the 3.3 V logic outputs of the Mbed. This issue is solved by using a simple voltage shift circuit for each output of the Mbed. This circuit can be seen in figure 7.7. A BS170 n-channel transistor is chosen here due to its small gate threshold voltage of 2.1 V (max. 3V), perfectly suitable to be used with 3.3 V devices.


Figure 7.7: Circuit used to shift the voltage from the 3.3 output of the Mbed to the 5 V logical input of the demultiplexer.

The circuit operating principle is simple: when the Mbed output is high, the transistor is ON and the output voltage is zero, when the transistor is OFF, the output voltage is 5 V . The $R_{\text {iso }}$ resistance has no real utility except protecting the Mbed pin from an error of connection that could create a short circuit.

### 7.4.2 Communication with the tester

The Mbed microcontroller has a micro-USB plug already installed on its body that could be used to communicate with the tester but we will not use it. Indeed, to use this USB, a driver would have to be installed on the tester, which is not possible since the device we are creating must work on every tester on different sites of the company and no change on the tester is allowed ${ }^{7}$.

Instead, a serial connection will be used on the Mbed microcontroller and a serial to USB component will be used to transfer the information to the tester via USB. Then, the tester can send directly the needed information via USB to the spike analysis board. The device used to do that is a FT232R "USB to serial UART interface". This circuit is often used by engineers within the company.

[^16]
### 7.5 Mbed microcontroller code

The embedded Mbed microcontroller code has to be convenient for the user. The user must have the possibility to choose the number of pins of the device as well as defining the ground pin and the supply pin through the tester directly. After this small initialization process, the user has the possibility to choose the PUT.


Figure 7.8: State diagram of the program running on the Mbed microcontroller with the corresponding communication with the tester.

The program working process is summarized with a state diagram in figure 7.8. Once the Mbed is powered, the board will activate all relays one by one to allow the engineer to check if all relays are working. This can be done by simply hearing the switching of each relay.

After that, the Mbed will wait for an initialization and set its own parameters which are the number of pins, the ground pin and the supply pin of the DUT. Once
the parameters are received, the Mbed will be aware of the DUT and will change its own mapping between pin and relay ${ }^{8}$ to activate the right relay when a PUT will be asked.

After the initialization, the Mbed waits for a change of the PUT. The tester has also the possibility to initiate a new parameter initialization if needed. This allows the user to use the Mbed for different devices without restarting it.

At each action realized by the Mbed, there is a return message that is printed on the console of the tester to inform the user about the state of the Mbed.

### 7.5.1 Corresponding code on the tester

On the tester side, the corresponding program starts by asking what are the number of pins, the ground pin and the supply pin of the device to send the information to the Mbed. Then, the program asks to the user the PUT and changes the connection by communicating with the Mbed. Finally, one can start the test sequence as many times needed and one can switch to another pin in between each test sequence if asked.

The Mbed program will take care of a new initialization so that the engineer can restart the test program without caring about the Mbed. If the test program crashes, the Mbed does not need to be restarted as well.

[^17]
### 7.6 The final board

Two pictures of the spike analysis board realized for the 20 pin connector are shown in figures 7.9 and 7.10.


Figure 7.9: Top view of the spike analysis board. On the top, there are the Mbed and the USB interface, on the middle, there are the left and right connectors, the DIP mechanical switches for the ground and the supply pin connections and on the bottom, there are the female headers to place the analog board and the set of LEDs corresponding to the each relay.


Figure 7.10: Bottom view of the spike analysis board. The three ICs are the three multiplexers needed for this board (the father and two sons). The 16 relays of the board are visible on the bottom. Note that the holes around the board are not all connected, they are placed to allow as possible some modification in case of layout error.

The board size is $135 \times 102 \mathrm{~mm}$. The longest track from the connector to the analog board is around 7 cm for the supply pin and 9.5 cm for the PUT. As a consequence, the board can be assumed as a discrete circuit until $\sim 200 \mathrm{MHz}$.

The width of the track used for high speed signals is 1 mm which results in parasitic capacitance and inductance parasites of around $1.7 \mathrm{pF} / \mathrm{cm}$ and $1.71 \mathrm{nH} / \mathrm{cm}^{9}$.

In addition to the parasitic signal elements due to the track itself, the PUT has an additional inductance appearing because of the loop created by the relay. The height

[^18]of the relay is 1 cm and its two signal pins are spaced by 0.7 cm . The average height of the loop is assumed to be half the height of the relay. Thanks to tools available online[2], we can estimate the equivalent inductance of the loop formed by the relay to be around 9 nH . Furthermore, the return path has to be considered here since the ground pin is connected through a DIP switch. This connection to the ground is in the worst case approximately 4 cm far away from our connector pin, which will induce an additional inductive parasitic signal. Figure 7.11 shows schematically the origin of this additional inductance.


Figure 7.11: Schematic representation of the return path and the different surfaces that induce inductive parasitic behavior. $S_{1}$ is the surface embraced by the connector (cannot be modified). $S_{2}$ is the surface embraced by the return path due to our board (can be minimized).

The surface $S_{1}$ is induced by the connectors themselves and cannot be modified. The inductance computed via the online tool gives us around 110 nH simply due to the connection between both boards ${ }^{10}$.

The surface $S_{2}$ is induced by the fact that the ground pin is not connected very close to the PUT and can even be on the other connector. The equivalent surface has a height of 0.32 mm (distance between 2 layers) and a length of maximum 4 cm which induces a maximum additional inductance of less than $5 \mathrm{nH}^{11}$

Finally, estimations of the equivalent inductance of the track and the equivalent capacitance of the track are around 130 nH and 17 pF . It is important to notice that it is difficult to decrease these two numbers by changing the board configuration and without changing the way boards are connected.

In addition, the size of this board is much smaller than the DUT board which could have bigger dimensions than 25 x 25 cm in some cases. Some of the tracks of the DUT

[^19]board have to be considered as transmission lines due to their length. Moreover, the reduction of the track inductance and capacitance was not the primary target during the design of these boards so that the associated parasitic signals could be much bigger than those evaluated for the spike analysis board and the connectors. As a further study, it could be very interesting to try to evaluate the impact of the design of these boards on the spike measurements and, perhaps, design new boards to reduce as much as possible their impact.

A first path could be to reduce the parasitic inductive behavior of the connection. As an example, the connectors of this board are two sets of 20 connectors with each pin connected two by two, so that one can recover only 10 connections per connector (see on pictures 7.9 and 7.10). A better way would be to connect only one of the two pins to the signal and use the second as a ground connection. By doing so, the return path of the signal would be the smallest achievable and the parasitic inductance would be the smallest as well. In addition, the ground loop would be the same for all pins which is currently not the case.

## Chapter 8

## Final analog board

The final analog board is designed in the same way as the prototype board except that:

1. The input dividers are changed to suit a larger voltage range. The input dividers are now set to 10 (The voltage range is increased to $\pm 30 \mathrm{~V}$ per input). It could be noted that the supply voltage used for both input dividers stays $\pm 5 \mathrm{~V}$ and could be changed to a $\pm 6 \mathrm{~V}$ to increase the voltage range by changing the dedicated linear regulators.
2. A board with 4 layers is now used to decrease as much as possible the parasitic inductances of tracks.
3. The board has specific connectors that fit on the spike analysis board.
4. The input equivalent capacitance is reduced to around 3 pF and the input equivalent resistance is increased to around $14.4 \Omega^{1}$.
5. The connector of the supply is changed to be more convenient to use. 6 headers are placed so that no mistakes could be done if the corresponding connector is soldered to the supply(cf. figure 8.1).


Figure 8.1: Connection used for the supply ( $\pm 15 \mathrm{~V}$ ). The blue is -15 V , gray is the ground and the red is the +15 V .

[^20]
### 8.1 Obtain 3 pF of equivalent input capacitance

To decrease as much as possible the input capacitance, the variable and the non variable capacitor are swapped. The final configuration of the input stage is shown in figure 8.2.


Figure 8.2: New location of the variable capacitor of both input stages to reduce the input equivalent capacitance.

The input equivalent capacitance is in theory equal to:

$$
C_{i n}=\frac{C_{1} \overbrace{C_{2}}^{=C_{1} / \alpha}}{C_{1}+C_{2}}=\underbrace{\frac{1}{\alpha}+1}_{=1 / 9} C_{1}=\frac{9}{10} C_{1}
$$

$C_{1}$ is chosen as a precision $( \pm 0.1 \mathrm{pF}) 2.2 \mathrm{pF}$ SMD capacitor so that the equivalent capacitance is in theory nearly 2 pF .

In addition to the theoretical capacitance, the capacitance of the input track has to be taken into account. The equivalent capacitance of the track is limited to $\sim 1 \mathrm{pF}$ meaning that the final input equivalent capacitance is close to 3 pF .

Two coaxial connectors are needed to realize the compensation and to determine the characteristics and performances of the board so that the tracks used to connect them to both inputs could increase the equivalent input capacitance. To solve this issue, a DIP mechanical switch is used for each coaxial connection very close to the input of the board.

### 8.1.1 Variable capacitor

A good compensation is very important to obtain faithful results when a voltage input divider is used at high frequency (see section 3.2.2.5). Increasing the precision can be achieved through dividing the variable capacitor $C_{2}$ in two variable capacitors.

The first one is a "large" variable capacitor and the second is smaller so that one can start the compensation with the large one and tune as precisely as possible with the small one.

### 8.2 The final board

The final board was routed using Altium and is made of 4 layers. The layer design is the same as for the spike analysis board (cf. figure 7.5) except that the remaining area of the second inner layer is also connected to ground as for the top and the bottom layers.

The board size is around $90 x 60 \mathrm{~mm}$. The whole analog circuitry is restricted on the top layer in a surface smaller than $35 \times 55 \mathrm{~mm}$. The larger board size is actually due to the five coaxial connectors needed for the three outputs and the two inputs. The four linear regulators are placed on both sides of the board to reduce the total height.

A picture of the board is visible in figure 8.3. The analog board mounted on the spike analysis board is shown in figure 8.4.

The test that are performed here are made using the coaxial inputs. The consequence is that a difference could appear in comparison to the real inputs because of the tracks routed from both coaxial connectors to the real inputs.

### 8.2.1 The DC CMRR

The DC CMRR is determined as for the prototype. Figure 8.5 shows the relation between the differential output when both inputs are connected to a common mode.

Using the same procedure as that followed in the section 5.3.1.1, the computed CMRR is found to be:

$$
C M R R_{D C} \simeq 44 d B
$$

The common mode rejection ratio is poorer than the one of the prototype. This is mainly due to the input voltage division ratio (10, against 5 for the prototype).


Figure 8.3: Picture of the final analog board.

This can be illustrated by the maximal relative error which is determined by $R_{1}$ and $R_{2}$ (cf. figure 8.2) because they set the voltage division. We have, with a perfectly compensated voltage divider:

$$
\begin{align*}
V_{\text {out }} & =\frac{R_{2}}{R_{1}+R_{2}}  \tag{8.1}\\
\rightarrow E_{\text {rel }}\left(V_{\text {out }}\right) & =\sum^{i} E_{\text {rel }}\left(R_{i}\right) \frac{R_{i}}{V_{\text {out }}}\left|\frac{\partial V_{\text {out }}}{\partial R_{i}}\right|  \tag{8.2}\\
& =E_{\text {rel }}\left(R_{1}\right) \frac{R_{1}}{R_{1}+R_{2}}+E_{\text {rel }}\left(R_{2}\right) \frac{R_{1}}{R_{1}+R_{2}} \tag{8.3}
\end{align*}
$$

We see directly here that the voltage divider maximal relative error depends directly on both relative errors multiplied by $\frac{R_{1}}{R_{1}+R_{2}}=\frac{n-1}{n}$ where n is the voltage division ratio. Thus, the larger the voltage division, the larger the maximal relative error and the larger the common mode gain. In the meantime, the normal mode decreases, since $A_{N M}=\frac{1}{n}$, resulting in a poorer CMRR.

Nevertheless, the CMRR measured here is still sufficient for the application as we are dealing with large amplitude voltages.


Figure 8.4: Picture of the final analog board mounted on the spike analysis board.

### 8.2.2 The offset voltage

The offset voltage was already measured when we draw the CMRR curve. For a common mode of zero volts, one obtains around 1.1 mV in output which is smaller than for the prototype but represents the same error on the expected voltage: 1.1 mV * $10=11 \mathrm{mV}$.

### 8.2.3 The input impedance

As for the prototype, the capacitance is too small to be measured but as explained in section 8.1, we can assess the input equivalent capacitance to be nearly close to 3 pF .

For the equivalent input resistance, a measurement on both inputs gives us nearly $13.4 \mathrm{M} \Omega$ which is nearly what was expected because we chose $R_{1}$ and $R_{2}$ as $12 \mathrm{M} \Omega$ and $1.33 \mathrm{M} \Omega$. Note that find resistance values to obtain a specific voltage input divider is not always easy as not all resistance values are available ${ }^{2}$.

### 8.2.4 The frequency response

The frequency response is obtained by using a sinusoidal generator on one input while the other input set to zero. The generator is connected to the input with

[^21]

Figure 8.5: Output with a DC common mode applied to the board. A HP34401A is used to measure the output voltage and the amprobe 38XR-A is used to measure the common mode voltage.
a coaxial cable of 50 cm and another 50 cm coaxial cable carries the signal to the oscilloscope. The oscilloscope connection is adapted to $50 \Omega$.

The measurements are made with a 200 MHz 8 -bits oscilloscope leading to a poor precision. The frequency responses of the analog board for the inverting and the non inverting inputs are shown in figure 8.6. A small peak of 2 dB (in comparison to initial gain) is noticeable at 40 MHz . The -3 dB cut-off frequency is just above 100 MHz .

The frequency responses of both buffers were also measured and thanks to these ones, one can directly compute the frequency response of the differential stage. Figure 8.7 shows the frequency response of both buffers and figure 8.8 shows you the frequency response of the differential stage when either one or the other input is used.

The frequency responses of our differential stage have the same shape as the one of the simulation unlike the smaller cut off frequency. The frequency limitation of the differential stage seems to be due to the component itself as it was the case in simulation.


Figure 8.6: Measured frequency response of the device. The top graph corresponds to the frequency response of the non-inverting input and the second graph represents the frequency response of the inverting input. The initial gain is -20 dB , a 2 dB peak is noticeable near to 40 MHz and the measured -3 dB cut-off frequency is just above 100 MHz in both cases.

For both buffers, the frequency response presents a large peak and no simple explanations have been found. One can make the hypothesis that the peak is due to a problem of distributed circuit in view of the very large frequency at which the resonance appears: 180 MHz .

This behaviour was not noticeable on the measurements made for the prototype. A big difference in between the prototype and the final analog board is the way coaxial connectors are placed (cf. figure 8.3). To be accessible by the user, all connectors had to be placed on the same side leading the tracks from both coaxial inputs to the effective circuit inputs to be much longer $(\sim 10 \mathrm{~cm})$ than for the prototype $(<1 \mathrm{~cm})$. The measurement was made at the coaxial input and not at the real input leading to an effect of these two tracks. This difference could be an explanation of this high frequency resonance.

An improvement of the analog board could be to terminate the track of both coaxial inputs on an adapted $50 \Omega$ resistor and try to design these two tracks to have a line impedance very close to $50 \Omega$ so that the measurement integrity will increase. The adapted $50 \Omega$ resistors will not affect the behaviour of the board as both coaxial inputs could be disconnected to the effective inputs with their corresponding DIP switches.

The board will be tester on real spikes in the final chapter with all boards and programs working together.


Figure 8.7: Measured frequency response of both buffers. The top graph corresponds to the frequency response of the non-inverting input and the second graph represents the frequency response of the inverting input. In both cases, a large peak of around 9 dB in noticeable at a frequency of 180 MHz .


Figure 8.8: Measured frequency responses of the differential stage. The shapes of the frequency responses are very close to each other.

## Chapter 9

## Supply

This small chapter will describe briefly the working principle of the supply designed for the analog board. This supply must:

1. Have a stable $\pm 15 \mathrm{~V}$ output for the analog board.
2. Be decoupled from the ground. Note that, until now, the engineer has always the possibility to use the tester decoupled from the ground. Indeed, the tester could work decoupled from ground and the picoscope can work with a portable computer so that it is also decoupled. A test decoupled from ground is sometimes carried out for some reasons which will not be described here.
3. Be powered by a simple 220 V plug.

### 9.1 Design

The design of this supply is very simple and is resumed in figure 9.1. A decoupling transformer is used to reduce the voltage from the 220 V 50 Hz to 2 x 18 V 50 Hz . The transformer is protected by a fuse to avoid overloading of the core. The two secondary windings are connected in series to create a virtual ground.


Figure 9.1: Circuitry of the supply.

The secondary is connected to a bridge rectifier which has its outputs connected to two large capacitors. Consequently, the voltage V+ and V-in the circuit are nearly DC compared to our virtual ground so that they can be connected to two linear regulators to obtained the desired voltage.

Before the connection of each linear regulator, a very fast fuse is placed to ensure that no large current will be delivered to one of the two supplies. For convenience, two LEDs are placed on each side of both fuses so that the user can know if they are blown out.

### 9.1.1 Components

The transformer used for this supply is a Myrra encapsulated transformer of 10VA $(278 \mathrm{~mA})$. As the current flow is not large, a small SOIC bridge rectifier is used. The two large capacitors used to stock the bulk electric charges have a capacitance of $1000 \mu \mathrm{~F}$. One $1 \mu \mathrm{~F}$ ceramic multilayer capacitor is used to filter the high frequency component on each side of both linear regulators.

### 9.1.2 Connections

The device input connector is a standard supply connector. The output connector is the same as the one of the analog board so that no mistakes could be done during the connection of the analog board (cf. figure 8.1 of the previous chapter).

### 9.2 The final supply

A small picture of the power supply is shown in figure 9.2.


Figure 9.2: Final power supply.

## Chapter 10

## Final setup, test and result

The final tool developed in the framework of this thesis will be tested on a real project of the company. The basic idea is simple: a spike is intentionally created in a specific unknown test and one has to find the spike using the tools created for this purpose.

### 10.1 The setup

Before testing the project, we have to install the test bench. The first thing to do is to integrate the test API so that the TCP communication could be used. This step follows what was described in chapter 6 . The ground and the supply pins must be connected to their respective pins by the help of the DIP switches of the spike analysis board.

Next, one has to place the spike analysis board and the analog board in between the DUT board and the DUT. Obviously, one ensures that the analog board has been compensated before. The Mbed microcontroller must be connected to the tester and the spike analysis board must be turned on (A LED on the board indicates that the Mbed is waiting for a communication). The differential and the PUT outputs of the analog board must be connected to the picoscope that must be connected to the computer that will run the acquisition program.

Once everything is setup, the test program can be launched on the tester. The test control interface will start. One can set all the parameters of a test session, start a specific installed driver used to control an equipment and see the results of the previous test sessions.

The "spike analysis" driver has to be started so that the tester starts the communication with the Mbed and asks the engineer the number of pins of the device, the
reference number of the ground pin, the reference number of the supply pin and the PUT.

At this point, the Mbed is working and the analog board receives the correct signals (PUT and supply). The only remained task is to supply the analog board, start the acquisition program on the personal computer and set the acquisition parameters. Then, the test sequence can be started.

When the first test sequence is initialized, a window will be displayed to specify the IP of the computer that runs the acquisition program.


Figure 10.1: Picture of the complete setup working on a DUT. The tester is the large pink box. The stack of board in the centre is, from top to bottom: the DUT, the spike analysis board and the DUT board. On the bottom, you can see the computer with the display window.

The acquisition will start directly and the waveforms acquired will be displayed at the end of the test sequence as shown in figure 10.1. To start a new test sequence, the engineer closes the display window and restarts the test sequence on the tester.

### 10.2 The test and the result

To test the final tool developed in the framework of this thesis, one has placed intentionally a sequence of operations in an unknown test that generates a spike. One has to find this test. During the test, a benchtop oscilloscope is also used to compare the two acquisitions. The program gives in output the three waveforms as shown in figure 10.2.


Figure 10.2: Screen capture of the detected spike. The green waveform is the PUT, the red is the supply voltage and the blue is the differential signal. The arrow on the left side indicates the detected spike. Note that another spike can be seen just after.

One can observe in figure 10.2 that the PUT voltage exceeds the supply voltage. The supply voltage is equal to 5 V and the PUT voltage goes from zero to 9 V . When the switch occurs, a large spike of maximum 14 V is detected. The ID of the test indicated by the display window is 35 . One can find the corresponding test name in the list displayed on the tester console. This test was effectively the one in which a spike was introduced intentionally.

The PUT signal is the same as the one captured by the benchtop oscilloscope (cf. figure 10.3) except that the benchtop oscilloscope has 12 bits of resolution leading


Figure 10.3: Screen capture of the detected spike on the benchtop oscilloscope. The green waveform is the PUT and the pink is the measured supply voltage.
to a better precision than the picoscope (8bits). The maximum voltage of the spike detected with the picoscope and the spike analysis board is the same as the one detected with the benchtop oscilloscope ( $\sim 14.1 \mathrm{~V}$ ).

This test gives evidence that the tool developed in the framework of this thesis work very well. In addition, if the engineer has the ability to estimate the time interval needed for each instruction of the test, he/she can localize more precisely the spike source. To do so, the time interval from the start of the test to the spike is indicated in the display window.

## Chapter 11

## Conclusion

The goal of the thesis was to obtain an automated way of detecting and localizing high frequency spikes, and this objective has been fulfilled. A job that lasted initially days or weeks can now be accomplished within hours, which is a large improvement of the process efficiency.

The tools created to reach the objective of this thesis have been designed to make the work easier for the engineer while targeting precision of the measurement.

In the end two PCBs have been made to work with the material used by Melexis test engineers. The PCBs allow one to detect directly high frequency spikes using a simple oscilloscope. The first PCB - called the "Spike analysis board" - is adapted to the test material and connects the useful signals, namely: the ground, the supply voltage and the pin under test to the second PCB.

The second PCB - called the analog board - takes two input signals: the supply voltage and the pin under test (both referenced to the ground). First, the two input signal voltages are brought back in a defined voltage range ( $[-3 \mathrm{~V} ; 3 \mathrm{~V}]$ ) and buffered to be measured without effect on both inputs. Secondly, both outputs of the buffers are connected to a unit gain differential amplifier. Thanks to the differential output signal, one is able to use the trigger of an oscilloscope to catch spikes.

A program was developed to run on Windows, to control an oscilloscope, to acquire signals from PCBs, to communicate through TCP/IP with the test equipment used within the company, to localize the test source of spikes and to display the whole information on the screen. The code that has to be added in the test equipment program to communicate with the first program was also developed especially for this master thesis.

Simulations were made using lumped elements to model the PCBs. The maximum frequency at which the lumped elements model is valid is around 200 MHz , taking into account the length of the tracks. This maximum frequency is higher than the initial estimated maximum frequency of the spikes.

Nevertheless, a further study of the design as a distributed circuit could be very interesting and could lead to a better understanding of what happens at very high frequency above $\sim 200 \mathrm{MHz}$. Very high frequency resonance could appear considering the results of our simulations, and a further study could investigate in more details this resonance. Moreover, it could be worthwhile for the company to study thoroughly: (i) the effect of each PCBs used during a test session on the presence of spikes, (ii) the source of those spikes and (iii) the effect of the measurement equipment on the presence of spikes.

This thesis was a valuable experience as a student. I had to learn a lot about high frequency measurements, C++ and Windows programming, TCP/IP transmissions, PCB design and I had to adapt my work to the expectations of the team I worked for. Working within a company like Melexis was very rewarding because of the personnel open-mindedness and skills, and the support offered by the company.

## Chapter 12

## Melexis: strategic aspects

This non-technical chapter is dedicated to a brief analyse of some aspects of the company that, personally, appear to be linked to its success.

Melexis is a company that develops, tests and delivers semiconductors. Renowned in automotive applications, the company produces pressure sensors, infrared thermometer sensors, optical sensors, current sensors, hall effect switches and a lot of other products[9]. The company was initially known as Melexis Tessenderlo NV. Named due to the initial location of the company: Tessenderlo, Belgium. The company changed its name to Melexis Technologies NV in September, 2011.

### 12.1 Some numbers

First of all, some key numbers can be presented. The company is growing. From 2010 until 2015, the company revenues almost doubled [11]. In 2015, the revenue and the net income of the company were $400 \mathrm{M} €$ and $99 \mathrm{M} €$, respectively. Figure 12.1 shows the evolution of the company revenue from 2011 to 2015 and the net income has followed the same trend. The average number of employees also increased as they were 915 in 2014 and 1054 in 2015 [11].

The growth of the company, whereas its key customers (automotive) are not growing as much, can be explained by the rise of the number of electronic devices in cars. The electronics having a significant role of differentiation for the producer. In addition, the development of the electronics in various sectors like in consumer electronics, industrial and personal health applications offers new opportunities for the company to grow in the next years[11]. For year 2016, Melexis expects sales growth to be between $8 \%$ and $12 \%$ [10].


Figure 12.1: Revenues of the company from 2011 to 2015. Source [11].

### 12.2 R\&D strategy

In 2015, the expenses of the $\mathrm{R} \& \mathrm{D}$ was around $56 \mathrm{M} €$, which represented around $14 \%$ of the company revenues. This percentage is slightly larger than the average spending percentage in $\mathrm{R} \& \mathrm{D}(\sim 12 \%)$ in the same industry [18]. For 2016, the $\mathrm{R} \& \mathrm{D}$ spending is expected to increase from $14 \%$ to $15 \%$ of the revenues [11].

The company invests significantly in its research and development department. $R \& D$ is the principal activity of many sites of the company including Ukrainian, Bulgarian or Belgian sites.

Products delivered by Melexis are designed, developed, tested and delivered by the company. Only the wafer fabrication and the packaging are subcontracted. However, at the end of the production, Melexis is in charge of testing the devices. This way, the company can have the stranglehold on its products from creation to delivering.

The company develops its own test solutions, including the development of the test platform by a sister company. This way, the company has a complete control over the whole test system, allowing high quality at a lower cost to be reached.

Melexis is very customer oriented. The company follows the needs of its customers to offer a product fully customized. Because Melexis is a B2B company, this cus-
tomizable service allows the company to offer products that have a larger business value in comparison to other products.

### 12.3 HR strategy

Employees of the company are mostly highly skilled. The dominant coordination of work within the company seems to correspond to a standardization of qualifications (cf. [16]). In this coordination of work, the company ensures that the workers have the skills needed to perform their work[16].

In Tessenderlo, nearly all employees of the operational core are engineers. They are separated according to their skills in different departments during the recruitment. However, the company offers possibilities to switch to another department in order to find the right place for each employee. According to workers in Tessenderlo, the company is very flexible with them and they really appreciate working for Melexis.

The fact that the company is attentive to its employees and offers them flexibility are two important contributions that enabled Melexis to be named the most attractive employer by Randstad. About this award, the CEO of Melexis, Françoise Chombar said "We are very happy that an outside party - Randstad - has identified us as the most attractive employer. In our view, our growth and the way we have realised it are key. We adhere to one important rule: we aim to put the right people in the right place. This approach ensures intrinsic motivation and job satisfaction. Our track record of years of growth combined with a high level of employee loyalty prove the success of our sustainable, innovative company culture. For us, achieving a balance between people and results is crucial." [12].

### 12.4 Melexis, opinion of a student

The work atmosphere as well as the work environment were very good. Melexis seems to work hardly on workspaces to make them more convenient for the employees. For example, buildings of the Tessenderlo site were completely redesigned in between the 2015 summer holidays and the beginning of 2016. New wellness areas, new laboratories, new cafeteria etc. make the building enjoyable for all employees.

Workers of the Tessenderlo site are passionate about their jobs. There is something that might look like the atmosphere of a start-up in which every individual is working hard to make the company going further. Likewise, one can easily find any help inside the company.

Working for Melexis is a great technical experience. One can directly be confronted to very challenging projects and acquire new knowledges. In addition, according to employees, the company is also flexible about switching to another work area allowing employees to see others cultures, or about adapting the working schedule if the worker wants to start part time studies, etc.

## Bibliography

[1] Jeroen Belleman. Shunt capacitance of 1206 smd resistors. Online Jeroen Belleman's web pages: https://jeroen.web.cern.ch/jeroen/, December 2010.
[2] Electrical Engineer Community EEweb. toolbox: Rectangle loop inductance. Online toolbox.
[3] en.wikibooks.org. Signals and systems/second order transfer function. Online open book of wikibooks, July 2014.
[4] Beyschlag GmbH. The hf resistor application guide. Resistor Products.
[5] Texas Instruments. Opa659 datasheet. TI online support, December 2008Revisited November 2015.
[6] Texas Instruments. Lm7171 datasheet. TI online support, May 1999 - Revisited September 2014.
[7] Gunthard Kraus. Spice-simulation using ltspice iv. Elektronikschule Tettnang, Germany, Guest Lecturer at the DHBW, December 2010.
[8] Saverio Lerose. Intégrité de signal et compatibilité électromagnétique (cem) des cartes électroniques. Technique de l'ingénieur, May 2015.
[9] Melexis. Melexis products. Melexis website.
[10] Melexis. Melexis q1 report 2016 - strong sales growth to start the year. Melexis Investor Reports, April 2016.
[11] Melexis. Melexis annual report 2015. Melexis Investor Reports, March 2016.
[12] Melexis. Melexis news: Melexis voted most attractive employer in randstad regional awards. Melexis website, September 2015.
[13] NI. Proper termination for high-speed digital i/o applications. NI tutorials, May 2014.
[14] Benoît Vanderheyden Patricia Rousseaux. Electromagnétisme. Université de Liège, Institut Montefiore, course: ELEN0076-1, 2013-2014.
[15] Vanderbemden Philippe. Analyse et conception des systèmes de mesures électriques. Université de Liège, Institut Montefiore, course: ELEC0052-2, 20132014.
[16] F. Pichault. Principles of management: Organizational theory and human resources management. Université de Liège, Institut Montefiore, course: GEST3162-1, 2015-2016.
[17] NXP Semiconductors. 74hc4051: 8-channel analog multiplexer/demultiplexe. product data sheet. NXP Semiconductors: Product data sheet, February 2016.
[18] Strategy\&. The global innovation 1000: Comparison of r\&d spending by regions and industries. Strategyध website.
[19] Louis Wehenkel. Eléments de statistique. Université de Liège, Institut Montefiore, course: MATH0487-2, 2013-2014.
[20] Jim Williams. High speed amplifier techniques, a designer's companion for wideband circuitry. Linear technology: Application Note, August 1991.


[^0]:    ${ }^{1}$ In this application, it corresponds to a period in the ms range.
    ${ }^{2}$ In falling edge mode at a threshold of -1 V for example

[^1]:    ${ }^{1}$ Melexis provides packages as well as pin mapping that depends on the needs of the customer.
    ${ }^{2}$ The Mbed Microcontroller LPC1768 is overpowered for the present application but it allows to work efficiently and is available in the company. In addition, nearly all Melexis engineers know how to use it and can modify the Mbed program that was developed in this thesis if they want to.

[^2]:    ${ }^{3} \mathrm{~A} 1 \mathrm{M} \Omega / / 20 \mathrm{pF}$ oscilloscope was used with a $1: 10 \mathrm{~N} 2863 \mathrm{~B}$ probe from Keysight, resulting in this equivalent impedance.
    ${ }^{4}$ The gain-bandwidth product will limit our bandwidth; the smaller the gain, the higher the bandwidth.

[^3]:    ${ }^{1}$ The notations of this figure will be used for further calculations.

[^4]:    ${ }^{2}$ The first prototype was based on a variable capacitor for $C_{1}$. The final circuit use a variable capacitor $C_{2}$ to decrease the equivalent capacitance. This will be detailed later.
    ${ }^{3}$ See figure 17 of the OPA659 datasheet for example.

[^5]:    ${ }^{1}$ The supply of the buffer is not $\pm 6 \mathrm{~V}$ because the corresponding regulators are not available on Farnell. The supply of the differential does not need to exceed $\pm 12 \mathrm{~V}$ because the output voltage is maintained in between $\pm 8 \mathrm{~V}$.

[^6]:    ${ }^{1}$ There is no SDK available at the writing time for the new versions of the scope and the 200 MHz model is now no longer available.

[^7]:    ${ }^{2}$ One second delay on both machines are equals.

[^8]:    ${ }^{3}$ January 1, 1970

[^9]:    ${ }^{4}$ An IP address is represented by 4 numbers separated by points. These 4 numbers have to be placed in an array of integers if the user does not want a pop up window asking the IP.

[^10]:    ${ }^{5}$ The number of times that the mechanism explained in the section 6.4 will be realized to synchronize both clocks.

[^11]:    ${ }^{1}$ The size of the board will stay small enough to be considered as a discrete circuit.
    ${ }^{2}$ equivalent to the input impedance of the input stage.

[^12]:    ${ }^{3}$ Note that the input impedance of the analog board can be smaller as explained in the section 3.4.3. As a reminder, the equivalent input impedance of the prototype is around $10 \mathrm{M} \Omega / / 8 \mathrm{pF}$.

[^13]:    ${ }^{4} R_{s}$ is supposed to be equal to $10 \Omega$.

[^14]:    ${ }^{5}$ The corresponding upper frequency limit is 200 MHz .

[^15]:    ${ }^{6}$ The device is controlled via $i^{2} c$ to control 8 pins that can be set to ground or supply.

[^16]:    ${ }^{7}$ Uploads of the tester software are uncommon in view of the time it might take for upgrading all testers of all sites.

[^17]:    ${ }^{8}$ For example, the pin 8 corresponds to a different relay when the device has 8 or 16 pins.

[^18]:    ${ }^{9}$ For the resistance, it is less than $10 \mathrm{~m} \Omega / \mathrm{cm}$ and it can be neglected.

[^19]:    ${ }^{10}$ The 2 connectors are spaced by 2 cm and the distance between two boards is around 3 cm .
    ${ }^{11}$ Take care here that the surface is so small that the surface $S_{2}$ alone will induce more than 5 nH due to non linearity of the equation that gives the inductance. By taking it into account in addition to the loop embraced by connectors, the equivalent increases of the inductance is very small. See equation of [2].

[^20]:    ${ }^{1}$ Finding large values of resistors for a given voltage division ratio is not always easy because all resistance values are not available.

[^21]:    ${ }^{2}$ And this is even more problematic for large value resistors.

