Efficient HDL high-level synthesis for FPGA-accelerated CPUs and case study of an image transform kernel
Tosi, Pierre-Clément
Promoteur(s) : Boigelot, Bernard
Date de soutenance : 26-jui-2017/27-jui-2017 • URL permanente : http://hdl.handle.net/2268.2/2577
Détails
Titre : | Efficient HDL high-level synthesis for FPGA-accelerated CPUs and case study of an image transform kernel |
Auteur : | Tosi, Pierre-Clément |
Date de soutenance : | 26-jui-2017/27-jui-2017 |
Promoteur(s) : | Boigelot, Bernard |
Membre(s) du jury : | Kraft, Michael
Mathy, Laurent Catthoor, Francky |
Langue : | Anglais |
Mots-clés : | [en] FPGA accelerators [en] High-Performance Computing [en] HDL High-Level Synthesis [en] HDL Synthesis [en] Parallel [en] HPC |
Discipline(s) : | Ingénierie, informatique & technologie > Ingénierie électrique & électronique Ingénierie, informatique & technologie > Sciences informatiques |
Commentaire : | The work presented in this thesis was performed during an internship at IMEC (Leuven, Belgium) and a visit at EPFL (Lausanne, Switzerland). |
Public cible : | Chercheurs Professionnels du domaine |
Institution(s) : | Université de Liège, Liège, Belgique IMEC, Leuven, Belgium École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland |
Diplôme : | Master en ingénieur civil électricien, à finalité spécialisée en "electrical engineering" |
Faculté : | Mémoires de la Faculté des Sciences appliquées |
Résumé
[en] This thesis consists of two relatively distinct works. In the first part, we improve the performance of an open-source medical image processing pipeline used for drug development through the use of an FPGA accelerator interfaced with the main processor. In the process, we identify the bottlenecks, study potential mathematical improvements to the internal algorithm and discuss highly parallel and pipelined approaches to be implemented in the FPGA.
The second part of this thesis introduces a research project (from Stanford University and EPFL) for automatic generation of high performance hardware implementations from specifically designed high-level languages, for targeting among other parallel circuits, FPGAs. The application from the first part of the thesis is used as a testing platform for this tool-chain by implementing the algorithm in the provided high-level language. The resulting hardware system is then analyzed from which potential improvements to the tool-chain (and in particular, the high-level language) are deduced and presented.
Fichier(s)
Document(s)
Description: Thesis
Taille: 858.81 kB
Format: Adobe PDF
Annexe(s)
Citer ce mémoire
L'Université de Liège ne garantit pas la qualité scientifique de ces travaux d'étudiants ni l'exactitude de l'ensemble des informations qu'ils contiennent.