Request copy
![ULiège](/static/img/uliege_full.png)
Master thesis : Tosi, Pierre-Clément - (2017-06-26/2017-06-27) - Efficient HDL high-level synthesis for FPGA-accelerated CPUs and case study of an image transform kernel [ handle:2268.2/2577 ]
Document(s) requested:
![access](/static/img/item/file/pdf_lock.png)
The desired document is not currently available on open access. Nevertheless you can request an offprint through the form below. If your request is accepted you will receive by email a link allowing you access to the document for 5 days, 5 download attempts maximum.